



Calhoun: The NPS Institutional Archive

DSpace Repository

Theses and Dissertations

1. Thesis and Dissertation Collection, all items

2008-06

Design, analysis and construction of a high voltage capacitor charging supply

Tyler, Nathan S.

Monterey, California. Naval Postgraduate School

http://hdl.handle.net/10945/4019

Downloaded from NPS Archive: Calhoun



Calhoun is the Naval Postgraduate School's public access digital repository for research materials and institutional publications created by the NPS community. Calhoun is named for Professor of Mathematics Guy K. Calhoun, NPS's first appointed -- and published -- scholarly author.

> Dudley Knox Library / Naval Postgraduate School 411 Dyer Road / 1 University Circle Monterey, California USA 93943

http://www.nps.edu/library



NAVAL POSTGRADUATE SCHOOL

MONTEREY, CALIFORNIA

THESIS

DESIGN, ANALYSIS AND CONSTRUCTION OF A HIGH VOLTAGE CAPACITOR CHARGING SUPPLY

by

Nathan Tyler

June 2008

Thesis Advisor: Alexander L. Julian Co-Advisor: William B. Maier II

Approved for public release; distribution is unlimited.



REPORT DO	OCUMENTAT	ION PAGE		Form Approx	ved OMB No. 0704-0188
Public reporting burden for this collect searching existing data sources, gather comments regarding this burden estima Washington headquarters Services, Dir 22202-4302, and to the Office of Manager	ring and maintaining ate or any other aspectorate for Information	ng the data needed, and opect of this collection of ation Operations and Report	completing and information, in the contraction of the complete in the complete	nd reviewing the coincluding suggestion ferson Davis Highw	ollection of information. Send ns for reducing this burden, to yay, Suite 1204, Arlington, VA
1. AGENCY USE ONLY (Leave I	blank)	2. REPORT DATE	3. RE	-	ND DATES COVERED
		June 2007			r's Thesis
4. TITLE AND SUBTITLE Desi Capacitor Charging Supply	gn, Analysis and	Construction of a High	Voltage	5. FUNDING N	UMBERS
6. AUTHOR(S) Nathan Sean Tyle	er			1	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Naval Postgraduate School Monterey, CA 93943-5000				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING /MONITORING AGENCY NAME(S) AND ADDRESS(ES) N/A				10. SPONSORING/MONITORING AGENCY REPORT NUMBER	
11. SUPPLEMENTARY NOTES	The views expr	essed in this thesis are	those of the	e author and do no	ot reflect the official policy
or position of the Department of De			unose or une	t damer and do in	streneet the official policy
12a. DISTRIBUTION / AVAILA	12b. DISTRIBU	UTION CODE			
Approved for public release; distrib	oution is unlimite	d			
13. ABSTRACT (maximum 200 of The desire to use railguns in def Necessary in any railgun is a large power is high voltage capacitor bas supplies. A reliable and safe char and testing of a power supply cha Inverter (VSI) connected to a high rectifier; the output of the rectifier FPGA (Field Programmable Gate 2).	e amount of electronics. The NPS Reging supply for trager is compared the voltage boost charges the high	ric power to deliver the cailgun Lab employs a these capacitor banks it to simulation results. transformer; the output voltage capacitor to 9	e required for fully functions s desirable a The power at of the transport of the transport of the transport of the transport	orce to the project oning railgun with and investigated i supply charger consformer is conn minutes. The po	tile. One popular source of h capacitor banks as power in this paper. Construction consists of a Voltage Source sected to a voltage doubler over supply controller is an
14. SUBJECT TERMS Power Co	nverter, railguns,	high voltage, FPGA, V	SI, capacito	or, charging	15. NUMBER OF PAGES 97 16. PRICE CODE
17. SECURITY CLASSIFICATION OF REPORT	18. SECURITY CLASSIFICAT PAGE		19. SECUL CLASSIFI ABSTRAC	ICATION OF	20. LIMITATION OF ABSTRACT

NSN 7540-01-280-5500 Standard Form 298 (Rev. 2-89)
Prescribed by ANSI Std. 239-18

Unclassified

UU

Unclassified

Unclassified

Approved for public release; distribution is unlimited.

DESIGN, ANALYSIS AND CONSTRUCTION OF A HIGH VOLTAGE CAPACITOR CHARGING SUPPLY

Nathan S. Tyler Ensign, United States Navy B.S., United States Naval Academy, 2007

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING

from the

NAVAL POSTGRADUATE SCHOOL June 2008

Author: Nathan S. Tyler

Approved by: Alexander L. Julian

Thesis Advisor

William B. Maier

Co-Advisor

Jeffrey B. Knorr

Chairman, Department of Electrical and Computer Engineering

ABSTRACT

The desire to use railguns in defense applications has elevated the level of concentration in all areas of the railgun system. Necessary in any railgun is a large amount of electric power to deliver the required force to the projectile. One popular source of power is high voltage capacitor banks. The NPS Railgun Lab employs a fully functioning railgun with capacitor banks as power supplies. A reliable and safe charging supply for these capacitor banks is desirable and investigated in this paper. Construction and testing of a power supply charger is compared to simulation results. The power supply charger consists of a Voltage Source Inverter (VSI) connected to a high voltage boost transformer; the output of the transformer is connected to a voltage doubler rectifier; the output of the rectifier charges the high voltage capacitor to 9 kV in two minutes. The power supply controller is an FPGA (Field Programmable Gate Array) with embedded control to ensure the safe operation of the power supply.

TABLE OF CONTENTS

I.	INTRODUCTION	1
	A. PURPOSE	
	B. RAILGUN OVERVIEW	2
	C. APPROACH	2
II.	BACKGROUND	5
	A. CAPACITOR CHARGING	5
	B. HIGH VOLTAGE CONCERNS	
	C. CHARGER CONTROL – THE FPGA	
III.	CHARGER TOPOLOGY	9
	A. TOPOLOGY OVERVIEW	
	1. Doubler Rectifier and Voltage Source Inverter (VSI)	
	2. Transformer	
	3. High Voltage Doubler Rectifier	
	B. SIMULATION	
IV.	CHARGER HARDWARE	
1,,	A. DOUBLER RECTIFIER AND VSI	
	B. TRANSFORMER	
	C. HIGH VOLTAGE DOUBLER RECTIFIER	
V.	CONTROL DESIGN	21
٧.	A. CONTROLLING CAPACITOR CHARGING	
	1. Voltage Control	
	2. Current Control	
	B. FAULT PROTECTION LOGIC	
	1. Over Voltage Protection	
	2. Over Current Protection	
	3. Timer Shut Off	
	C. FIRING AND CHARGING CONTROL	
VI.	RESULTS AND ANALYSIS	31
V 2.	A. PROOF OF WORKING CONVERTER	
	B. CONVERTER WAVEFORMS	
	C. WAVEFORM COMPARISON (SIMULATION/ACTUAL)	
VII.	CONCLUSIONS AND SUGGESTIONS	
V 11.	A. CONCLUSIONS	
	B. SUGGESTIONS FOR FURTHER RESEARCH	
APPF	ENDIX DATASHEETS	
	OF REFERENCES	
INITI	AL DISTRIBUTION LIST	71

LIST OF FIGURES

Figure 1.	Simplified Circuit of charger (ellipses represent 6 additional diode/resist	or
_	pairs in series).	xvi
Figure 2.	Capacitor Charging Comparison	xvii
Figure 3.	Primary Current Comparison at Startup	xviii
Figure 4.	Secondary Current Comparison at Startup	xviii
Figure 5.	Circuit Diagram of Existing Capacitor Charger.	
Figure 6.	Simplified Circuit of charger (ellipses represent 6 additional diode/resist	or
	pairs in series).	9
Figure 7.	Top Level of Simulation [9] (Standard Simulink symbols are used)	13
Figure 8.	Inside Subsystem "Magnetics" [9] (Standard Simulink symbols are used))14
Figure 9.	Inside Subsystem "Switching Control" [9] (Standard Simulink symbol	ols
	are used)	15
Figure 10.	Operational Amplifier Circuit	22
Figure 11.	Voltage PI Control Block Diagram	22
Figure 12.	Control Scheme with Current Feed-Forward Terms	23
Figure 13.	Block Diagram of Fault Protection Logic	24
Figure 14.	Over Voltage Protection Xilinx Blocks	25
Figure 15.	Over Current Protection Xilinx Blocks	26
Figure 16.	Timer Shut Off Xilinx Blocks	27
Figure 17.	Fire and Control Input Software	28
Figure 18.	Fire and Control Output Software	29
Figure 19.	Capacitor Step Response	32
Figure 20.	Primary Current at Startup	33
Figure 21.	Secondary Current at Startup	34
Figure 22.	Primary Current After Reaching Target Voltage	35
Figure 23.	Secondary Current After Reaching Target Voltage	36
Figure 24.	Secondary Voltage Waveform at Startup	37
Figure 25.	Secondary Voltage After Charging Complete	38
Figure 26.	Primary Current Comparison at Startup	39
Figure 27.	Secondary Current Comparison at Startup	40
Figure 28.	Capacitor Charging Comparison	41

LIST OF TABLES

Table 1.	Measured Transformer Parameters	19
Table 2.	Truth Table for SR Flip Flop	26

LIST OF ABBREVIATIONS AND ACRONYMS

BNC – Bayonette Neil-Concelman connector

CT – Current Transformer

EMLF – electromagnetic Launch Facility

EMRG – Electromagnetic Railgun

FPGA – Field Programmable Gate Array

IGBT – Insulated Gate Bipolar Transistor

ISE – Integrated Software Environment

NEC – National Electric Code

NSWC – Naval Surface Warfare Facility

ONR - Office of Naval Research

PFN – Pulse Forming Network

PI – Proportional Integral

VHDL – VHSIC Hardware Description Language

VHSIC – Very High Speed Integrated Circuit

VSI – Voltage Source Inverter

EXECUTIVE SUMMARY

The desire to use railguns in defense applications has elevated the level of concentration in all areas of the railgun system. The Naval Postgraduate School participates in research contributing to railgun defense applications. The Railgun laboratory at NPS maintains a firing railgun. This pulsed power weapon requires a large amount of energy to fire that is not readily available from typical AC or DC power sources. As a result, it becomes necessary to develop a means of delivering the required power in an effective manner. The power supplies for the rail gun are high voltage (~10kV) capacitors that are charged and subsequently discharged to deliver the necessary power to the railgun. Railgun power supplies are important to railgun use in defense applications. This research contributes to the ongoing investigation in usable railgun power supplies.

The first objective of this research was to develop a charger that charges the high voltage capacitors to a desired voltage. Additional objectives of this research were to determine the electrical and thermal stress on components selected for the charging supply and design a controller to ensure that peak current and voltage stresses are not exceeded.

The existing method of charging the capacitors in the railgun power supply involves an open-loop method of controlling the voltage on the capacitors. A 208 V AC source is manually controlled by a variac, boosted by a transformer, and then rectified by a diode bridge rectifier. The DC voltage at the output of the rectifier charges the capacitors in the power supply. The new solid state power supply charger achieves closed loop control of the voltage and current to the capacitors. By regulating the voltage on a capacitor, the charging rate is faster.




Figure 1. Simplified Circuit of charger (ellipses represent 6 additional diode/resistor pairs in series).

Figure 1 shows a simplified circuit diagram of the capacitor charger. This design contains three main components; a doubler rectifier and voltage source inverter (VSI), a transformer, and a high voltage doubler rectifier. The 208 V AC source is rectified and then inverted using an IGBT H-bridge to a controlled AC waveform. A transformer boosts the voltage and bucks the current. A high voltage doubler rectifier rectifies the high voltage waveform. The output of the high voltage doubler rectifier charges the high voltage capacitor.

The charger design was simulated to determine the behavior of the capacitor charger prior to selecting parts and construction. After parts selection and construction was completed, charger control was developed to meet the required objective of regulating capacitor charging. The charging of the capacitor is regulated by controlling the switching of IGBTs in the VSI. This control is performed by a field programmable gate array (FPGA), using two control loops: an inner current control loop and an outer voltage control.

Fault protection logic is incorporated to ensure safe functionality of the device. A voltage protection is included to prevent the charger from exceeding voltage thresholds. A current limiter is used to prevent damage to the secondary diode rectifier. A time

limiter is included to prevent the system from being on for longer than a desired time. Each of these protections shuts the converter off if a voltage, current, or time threshold is exceeded.

The completed charger was tested to a voltage of 8850 V. Each fault protection shut the charger off when a current, voltage, or time threshold was exceeded. The charger developed for charging the high voltage capacitors achieves the objective of charging the capacitor to a target voltage at an acceptable rate. Additionally, the fault protection logic protects the charger from current, voltage, and temperature failures with the current, voltage and time protections. Accurate simulation of the charger aided in the design, construction and control of the charger. Comparison of simulation and hardware waveforms is shown below.




Figure 2. Capacitor Charging Comparison

Figure 2 compares charging capacitor voltage waveforms in simulation and the performance of hardware. Figures 3 and 4 compare hardware and simulation waveforms for the primary and secondary current of the charger respectively. These figures demonstrate the usefulness in using simulation in the design and construction of this high voltage capacitor charger.




Figure 3. Primary Current Comparison at Startup




Figure 4. Secondary Current Comparison at Startup

Future research is important in the advancement of railgun technology. The development of effective power supplies for use in railgun defense applications is vital for future implementation.

ACKNOWLEDGMENTS

I would like to thank Professor Alex Julian for guidance and teaching during this project. Thanks to Bill Maier for the opportunity to research railgun power supplies, as well as the use of the Railgun Laboratory and assistance throughout. Thanks to Gene Morris and Don Snyder for their all their help every time I asked. Finally, thanks to my family for being interested in what I'm doing.

I. INTRODUCTION

A. PURPOSE

The Railgun Laboratory at the Naval Postgraduate School maintains a fully functioning railgun. This pulsed power weapon requires a large amount of energy that is not readily available from typical AC or DC power sources. Instead the energy comes from a pulse forming network (PFN) of high voltage (~10 kV) capacitors that are charged and subsequently discharged to deliver the necessary power to the railgun.

The existing method of charging the capacitors in the power supply involves an open-loop method of controlling the voltage on the capacitors. A 208V AC source is manually controlled by a variac, boosted by a transformer, and then rectified by a diode bridge rectifier. The DC voltage at the output of the rectifier charges the capacitors in the power supply. This method is effective and simple but is limited in two primary areas. First, a human component is needed to control the voltage across the capacitors, which is somewhat dangerous in the case of a misfire of the capacitors, as the individual observing the charging of the power supplies is close to the supplies. Second, with open loop control, the desired set point voltage is not controlled and can cause errors in energy input to the railgun.

The new power supply achieves closed loop control of the voltage and current to the capacitors. By regulating the voltage on a capacitor, the charging rate is faster. At the same time this controller reduces the voltage droop of the capacitors after reaching desired voltage. With automated charging of the capacitor, the human control component needed in the open-loop method is removed and the charging of the capacitors becomes safer for the technicians. Additionally, the automation provides safety features such as limitations on the current to the capacitors and prevents over charging the capacitors. This thesis describes the design, construction and employment of a power converter to charge a capacitor.

B. RAILGUN OVERVIEW

The mission of the Electromagnetic Railgun (EMRG) Innovative Naval Program is "to develop the science and technology necessary to design, test, and install a[n]...EMRG aboard United States Navy Ships in the 2020-2025 timeframe [1]." As of March 2008, the Office of Naval Research (ONR) is testing a functioning 32–mega joule railgun at the Electromagnetic Launch Facility (EMLF) at the Naval Surface Warfare Center (NSWC) in Dahlgren, VA.

Railguns have long been considered as potentially significant military weapons because they accelerate projectiles to high speeds (~2.5 km/s) [2]. These weapons have applications in the U.S. Navy to provide long range Naval surface fire support and in the U.S. Army in armor penetration. An added benefit is the elimination of chemical propellants as a firing mechanism.

The power requirements of firing such a weapon are massive. The gun itself is driven by supplying a large amount of current to two rails (hence *railgun*) and using the resultant magnetic field to propel a projectile. In the NPS Railgun Laboratory and the EMLF this current is supplied by the using a PFN created by discharging high voltage capacitors. The primary focus of this thesis is the development of power electronics to safely and efficiently control the charging of the NPS high voltage capacitors.

C. APPROACH

A safe and effective method of charging the high voltage capacitors is needed. A topology of a boost converter is used in order to *boost* the voltage. Simulation of this topology determines transient and steady state behavior of the charger. The construction of the charger is based on the design simulated. Charger control uses a Xilinx FPGA (Field Programmable Gate Array) to control an H-bridge of IGBTs (Insulated Gate Bipolar Transistors). The Xilinx blockset operating in the Simulink environment develops the control algorithms for the charger. The waveforms generated by the charger were compared to the simulation waveforms to validate the design process.

The thesis is organized as follows. Chapter II contains a background of design issues. Chapter III contains an overview of the charger topology and describes the main components of the charger. Chapter IV discusses the charger hardware and Chapter V addresses the control organization. Chapter VI shows the waveforms during charger operation and compares important simulation waveforms to the performance of the hardware, and Chapter VII describes the conclusions and possibilities for further research.

II. BACKGROUND

A. CAPACITOR CHARGING

The capacitors used to fire the railgun are General Atomics Series C High Voltage Energy Storage Capacitors, are rated at 11 kV and have a capacitance of 830 μ F with 50 kJ stored energy. This energy is then rapidly discharged (on the order of milliseconds) to fire the railgun.

The existing method of charging the capacitors in the NPS Railgun Laboratory includes boosting 208 V_{rms} AC with a voltage boosting transformer and then rectifying the boosted voltage. The circuit diagram for this method of charging these capacitors is shown in Figure 5.




Figure 5. Circuit Diagram of Existing Capacitor Charger.

The AC wall source supplies 208 V_{rms} to a step-up transformer that boosts the voltage to approximately 9 kV. A full bridge rectifier then rectifies the AC waveform. The parallel-series set up of the 0.5 μF capacitor and 5 $k\Omega$ resistor simultaneously provide a filtering effect and limit the current to the charging capacitor (the 830 μF load). This method of charging the capacitor is open loop control, where a lab technician observes the voltage on the power supply and adjusts the input voltage according to the error. This technique of charging the capacitor works but has limited controllability and

involves a human component. In addition, there is little control to the charging of the capacitors other than current limiting resistors.

Different methods of charging high voltage capacitors exist. Solid-state switching is a common means of supplying the desired energy to capacitors. A voltage boosting transformer can be used to boost the output of a Voltage Source Inverter (VSI) and the output of the transformer can be rectified [3],[4],[5]. With solid state devices the charging of the capacitor can be controlled digitally and control input changes can be made quickly and accurately.

B. HIGH VOLTAGE CONCERNS

The National Electric Code (NEC) in the United States defines *high voltage* as any voltage over 600 V [6]. According to this definition the voltages (1 – 10 kV) at which these capacitors are charged exceeds the NEC benchmark. Concerns at these voltages include the need to contain such potentials within safe parameters. When building equipment designed to sustain high voltages two parameters must be taken into consideration: creepage and clearance. "Creepage distance is the shortest distance between energized parts…along the surface of an insulating material. Clearance is defined as "the shortest point to point distance in air between uninsulated energized parts [7]." Creepage and clearance become critical factors because their oversight can lead to equipment failure.

To eliminate high voltage issues, proper care is taken in the construction of the elements of the power charger which sustain such voltages. The distance between charger components that would be exposed to these voltages is kept at distances of at least two inches. Any connection to ground near the high voltage components is covered with high voltage protective tape. The metal casing of the charger is bonded to ground. The transformer, which sustains voltages that exceed the NEC benchmark, is wrapped in protective high voltage tape, and care was taken to ensure the tape's continuity. Further discussion of transformer design and construction will be discussed later.

C. CHARGER CONTROL – THE FPGA

An effective and readily available means of controlling the solid state switches is a Xilinx Field Programmable Gate Array (FPGA). FPGAs are semiconductor devices that contain programmable logic elements (such as AND and OR gates, or more complex logic) that can be programmed to perform certain functions. In this case, the function is used to control the switching of the solid state IGBTs in the VSI. In addition to controlling the VSI, the firing of the capacitor is controlled through logic programmed into the same FPGA.

A Xilinx Virtex-II XC2V1000 is the FPGA used for this application. The FPGA is programmed by using the Xilinx Blockset in the Simulink environment. This software provides a user-friendly means of programming the FPGA in an effective and repeatable manner without having to know VHDL (VHSIC (Very-High-Speed Integrated Circuits) Hardware Description Language). By creating the software with the Xilinx Blockset in Simulink, the user can then generate VHDL code using the Xilinx System Generator, a block in the Xilinx Blockset. After VHDL generation, the user compiles the VHDL code using Xilinx ISE (Integrated Software Environment). After the code is compiled it is then ready to be loaded on the FPGA. This high-level design provides a means for the engineer to design a wide variety of tools for use in a wide array of applications. Though it is not necessary to know VHDL, it is quite beneficial for the user to be comfortable with discrete processing techniques, fixed point math, and combinatorial logic in digital control applications.

A control board is integrated to the FPGA board. This board enables the pins of the FPGA to be easily accessed through BNC (Bayonette Neil-Concelman) connectors. There is also a 4-channel, 12-bit A/D converter to provide measurement capabilities to the FPGA. Because the FPGA may not supply adequate voltage to the device being driven (such as gate drivers or logic circuits), level shifters are also included.

Integrated together this package provides control solutions for a wide variety of applications. In addition to the fact that these tools were readily available, this FPGA is particularly suited to this application for a number of reasons. First, the FPGA and

control board integrates easily with the VSI: the only connections to be made were the BNC cables. Measurements are easily taken with an A/D converter. Turning the charger on/off and firing the capacitors is simplified through a fire and control system that was programmed into the FPGA, which will be discussed later in this thesis.

Perhaps the greatest benefit to using this FPGA configuration is through the use of Chipscope, an integrated signal analyzer accessible through software on a PC. Chipscope is able to program, interact with, and retrieve data from the FPGA, making it extremely useful throughout the design and construction of the charger.

III. CHARGER TOPOLOGY

A. TOPOLOGY OVERVIEW

The topology of the capacitor charger is discussed in the following section. Figure 6 shows a simplified circuit diagram of the charger.




Figure 6. Simplified Circuit of charger (ellipses represent six additional diode/resistor pairs in series).

The AC Power source in the left of the figure signifies the $208 \ V_{rms}$ source, which is rectified and doubled in the first doubler rectifier and becomes the DC bus voltage (labeled V_{dc}) as shown. The set of four switches signify the VSI, H-bridge which goes to the boosting transformer. The secondary set of windings of the transformer is wired to the high voltage doubler rectifier. The output of the rectifier is connected to the positive and negative terminals of the high voltage capacitor. The VSI, the transformer, and the rectifier will be discussed in detail.

1. Doubler Rectifier and Voltage Source Inverter (VSI)

The doubler rectifier works as follows. Each capacitor is charged to approximately the peak of the AC input voltage. The top capacitor in the DC bus is charged through the top diode during the positive cycle; the bottom capacitor is charged through the bottom diode during the negative half cycle. The resulting DC bus voltage is

the sum of the peak AC input voltage [8]. With a 208 V_{rms} source (295 V peak), the doubler rectifier has an output of 595 V DC. The DC voltage is then inverted to a controlled waveform in the VSI. The VSI consists of an H-bridge of IGBTs which create a single phase AC waveform. The switching of these IGBTs is controlled by the FPGA which reads in high voltage capacitor voltage and the primary current and makes control decisions, varying the IGBT duty cycle depending on the charging of the capacitors.

2. Transformer

The output of the VSI goes to the boosting transformer. This transformer consists of primary and secondary windings with the direction of the positive current shown above. An external leakage inductance (labeled L_{ext} in Figure 6) is added to limit the di/dt of the primary current. The external leakage inductance is lumped together with the leakage inductance of the transformer. A description of an idealized transformer model follows.

A transformer is a magnetically coupled circuit used for the purpose of changing the voltage and current levels in a circuit. As this design utilizes a two winding transformer, this discussion will be limited to a transformer with two windings. The voltage equations for a two winding transformer may be expressed as [10]

$$v_{1} = r_{1}i_{1} + \frac{d\lambda_{1}}{dt}$$

$$v_{2} = r_{2}i_{2} + \frac{d\lambda_{2}}{dt}$$
(1)

where the subscripts 1 and 2 refer to the primary and secondary windings respectively. The term r refers to the resistance in the coil; i refers to the current in each coil, and λ refers to the flux linkages related to coils 1 and 2. These equations may be written in matrix form as [10]

$$\mathbf{v} = \mathbf{ri} + \frac{d\lambda}{dt} \qquad (2)$$

where

$$\mathbf{r} = \begin{bmatrix} r_1 & 0 \\ 0 & r_2 \end{bmatrix} \tag{3}$$

and

$$\lambda = \begin{bmatrix} \lambda_1 \\ \lambda_2 \end{bmatrix} \tag{4}$$

This design utilized such a large magnetic core for the transformer such that saturation would not be a problem. Neglecting saturation, the system becomes linear and the flux linkages may be described as follows [10]

$$\lambda = \mathbf{Li} \tag{5}$$

where the inductance matrix L is broken down as follows [10]

$$\mathbf{L} = \begin{bmatrix} L_{11} & L_{12} \\ L_{21} & L_{22} \end{bmatrix} = \begin{bmatrix} L_{l1} + L_{m1} & L_{m1} \\ L_{m2} & L_{l2} + L_{m2} \end{bmatrix}$$
(6)

The leakage inductances are L_{II} and L_{I2} and the magnetizing inductances of coils 1 and 2 are L_{m1} and L_{m2} , respectively. The external leakage inductance is lumped with the leakage inductance of the primary windings. L_{I1} and L_{22} are the self inductances of coils 1 and 2, and the mutual inductances are defined as L_{I2} and L_{2I} [10]. Ideally, L_{I2} and L_{2I} are equal.

Using the equation (5), the voltage equations in matrix form become

$$\mathbf{v} = \mathbf{ri} + \mathbf{L} \frac{d\mathbf{i}}{dt} \quad (7)$$

With this equation it becomes possible to simulate the voltages and currents of the transformer, solving for the primary and secondary currents. This method was used in the Simulink model subsystem "Magnetics." Using the current as a state variable, the equation becomes

$$\frac{d\mathbf{i}}{dt} = \mathbf{L}^{-1}(\mathbf{v} - \mathbf{r}\mathbf{i}) \Rightarrow \mathbf{i} = \int \mathbf{L}^{-1}(\mathbf{v} - \mathbf{r}\mathbf{i})dt$$
(8)

The output voltage of the charger can be calculated:

$$V_{HV} \le 2V_{DC} \frac{N_2}{N_1} \tag{9}$$

where V_{HV} is the high voltage output of the rectifier, V_{DC} is the voltage on the DC bus, and $\frac{N_2}{N_1}$ is the turns ratio for the transformer. Multiplying by 2 is a simple calculation to account for the voltage doubler at the output of the rectifier. The DC bus voltage with the rectified 208 V_{rms} AC input is 595 V_{dc}. Using this value the turns ratio $\frac{N_2}{N_1}$ can be adjusted to achieve the desired output voltage V_{HV} . This yields a turns ratio of 10:1 to boost to a theoretical voltage of 12,000 V. Limitations of the components of the system, such as the lifetime of the high voltage capacitors preclude the operator from reaching such voltages.

3. High Voltage Doubler Rectifier

The output of the transformer feeds the high voltage doubler rectifier, as seen in Figure 6. This doubler rectifier works exactly the same as the doubler rectifier supplying the DC bus voltage, only at much higher voltages and at a different frequency. The ellipses in the figure signify a diode/resistor string of 6 additional diodes in series for a total of 7 diode/resistor pairs on each part of the bridge. The 20 M Ω resistors are in parallel to protect the diode. The 1 μ F capacitor banks are actually 10, 0.1 μ F capacitors in parallel. These two banks act as a voltage doubler and boost the voltage to the output capacitor, the 830 μ F capacitor. The 10 Ω resistors divide the current evenly between each diode string. The two 100 Ω resistors in series with the 830 μ F capacitor dissipate energy upon capacitor discharge. The high voltage capacitor has a reverse voltage after discharge, and these two resistors dissipate this reverse voltage energy.

B. SIMULATION

Matlab's Simulink simulation environment was used to predict the behavior of the charger before actual construction. Figure 7 shows the topmost level of the simulation for the railgun charging supply.




Figure 7. Top Level of Simulation [9] (Standard Simulink symbols are used).

This simulation includes all elements mentioned in section III.A; the VSI, the transformer and the high voltage doubler rectifier. The subsystem "Switching Control" contains the algorithmic elements included in the FPGA to control the VSI, as well as the logic for the switching elements of the VSI. The subsystem "Magnetics" includes the calculations for the transformer magnetics based on the inductance values measured experimentally. The external leakage inductance is included as a parameter of the transformer. The output of the transformer (reading "I_secondary (out of xfmr)") is the secondary current. This current is sent through the simulated rectifier (the saturation blocks) then through the capacitors (the gains "C-bank" and integrators). The resultant voltages are summed and sent through the output resistors (gain block "resistor"), which becomes the current sent into the charging capacitor. The charging capacitor is then simulated by the "Charging Cap" gain and the integrator.

Figure 8 shows the subsystem "Magnetics." The equations describing the computation of the voltages and currents in this subsystem are described in section III.A.2.




Figure 8. Inside Subsystem "Magnetics" [9] (Standard Simulink symbols are used).

Figure 9 shows the subsystem "Switching Control." A 4 kHz sawtooth wave is generated by integrating the constant "fmod." This sawtooth wave is compared to a duty cycle generated in the subsystem "Control." When the duty cycle is greater than the sawtooth, the IGBTs are switched on. To prevent the IGBTs from turning on more than once per switching period, control logic was also added. The whole of this control logic is computed in the subsystems "A+ B- Switch Control" for one half of the H-bridge and "A- B+ Switch Control" for the other half.




Figure 9. Inside Subsystem "Switching Control" [9] (Standard Simulink symbols are used).

The subsystem "Control" reads in the value of the high voltage capacitor and uses the error between desired capacitor voltage and actual to compute a current reference using a PI controller. A feed-forward term is added to this current reference to improve the rate of charging the high voltage capacitor. This current reference is compared to the measured current and sent through an additional PI controller to compute a duty cycle. This duty cycle is compared to the sawtooth waveform to switch the IGBTs on.

THIS PAGE INTENTIONALLY LEFT BLANK

IV. CHARGER HARDWARE

A. DOUBLER RECTIFIER AND VSI

The doubler rectifier and VSI used for this application is a combined package SEMIKRON SEMISTACK three phase rectifier and inverter. The SEMISTAK was modified slightly to enable the operation of a doubler rectifier. Only one phase of the rectifier and inverter is used. The 208 V AC source was rectified using a full wave rectifier in the SEMISTACK module. A DC bus voltage is maintained constant in a capacitor bank acting as a voltage multiplier. The multiplier maintains the DC bus voltage at approximately 595 V when the inverter is off.

The rectifier used in the SEMISTACK is a SEMIKRON SKD 51/14 three phase rectifier. The capacitor bank is made up of two 2200 μ F capacitors. A lead is connected between the two capacitors in series to create the voltage multiplier. These capacitors are sensitive to inrush current. To limit this inrush current applied to the capacitors during operation of the charger, two thermistors are placed at each lead of the AC source into the rectifier and capacitors.

The IGBTs are SKM 50 GB 123D IGBTs. These IGBTs are driven by SEMIKRON SKHI 22 gate drivers. The gate drivers are controlled by the output of the FPGA. As mentioned previously, only a single phase of the three phase inverter is utilized, creating an H-bridge configuration for the inverter. The datasheet for the SEMIKRON SEMISTACK is included in the Appendix.

B. TRANSFORMER

According to simulation, the desired voltage boost ratio at the outset of design is ten to one. This ratio changed as design proceeded and difficulties in dealing with the magnetics persisted. The transformer was built in house with a Metglas AMC 630 C-core. Initially the transformer was wound with the primary on one side and the secondary on the other. However, because of the dimensions of the core, this configuration does not

provide enough flux linkage to give the adequate boost in voltage. The windings are instead placed with the secondary on top of the primary, which improves the flux linkage yielding better results. The final turns ratio used is 158:13 yielding approximate boost ratio of 12 to 1.

To limit the change in current over a period of time at the output of the inverter, a leakage inductance is placed in series with the output of the VSI, as shown in Figure 6. The core for this inductor is an Arnold MP-2205205-2 powdered core. The datasheets for the Metglas AMC 630 C-core and the Arnold MP-2205205-2 are available in the Appendix.

Final winding of the transformer allows measurement of the device's parameters to produce accurate simulation of the hardware. These parameters are measured with the transformer not installed in the charger. With a series of open and short-circuited measurements the values of the matrices in equations (3) and (6) are determined. In (3), the resistance r_1 represents copper losses in the primary windings and r_2 represents copper losses in the secondary. In (6), L_{ll} represents the leakage inductance of the primary windings. The mutual inductance between winding one and winding two is represented by L_{ml} . The mutual inductance between winding two and winding one is L_{m2} ,. The leakage inductance of winding two is L_{l2} . It is assumed that core losses are lumped into the winding losses.

Using the equations in (10) for referencing inductances and assuming that 96% of leakage inductance is on the primary windings [10], the inductance values of the transformer are determined. The primary and secondary resistances are measured directly with an ohmmeter. The inductance values are measured with an impedance meter with open and short-circuit configurations. Primed variables indicate values referred to the opposite winding. Measuring on the primary and an open circuit on the secondary yields $L_{11} + L_{m1}$. A short circuit on the secondary measuring on the primary gives $L_{12} + L_{m2}$. An open circuit on the primary and measuring on the secondary gives $L_{12} + L_{m2}$. A short circuit on the primary and measurement on the secondary

yields $L'_{l1} + L_{l2}$. Measurements and inductance values are shown in Table 1. All inductance values are in milli-Henries, resistances in ohms.

$$L'_{12} = \left(\frac{N_1}{N_2}\right)^2 L_{12}$$

$$L'_{11} = \left(\frac{N_2}{N_1}\right)^2 L_{11} \qquad (10)$$

$$L_{11} = 0.96(L_{11} + L'_{12})$$

Measu	red Values	Extrapolated Values		
$L_{l1} + L_{m1}$	1.89 mH	L_{m1}	1.88 mH	
$L_{l1} + L_{l2}$	0.0134 mH	L_{m2}	266 mH	
$L_{l2} + L_{m2}$	267 mH	L_{12}	22.89 mH	
$L_{l1}^{'}+L_{l2}$	2.33 mH	L_{21}	21.86 mH	
r_1	0.05 Ω	L_{l1}	0.0067 mH	
r_2	2.56Ω	L_{l2}	1.34 mH	

Table 1. Measured Transformer Parameters

These are the values of the transformer model. The turns ratio on the final transformer is 158 secondary to 13 primary, giving a boost ratio of 12.15.

C. HIGH VOLTAGE DOUBLER RECTIFIER

The diodes used in the rectifier are Vishay RGP02-20E ultrafast rectifier diodes. These diodes have a maximum repetitive peak reverse voltage of 2000V and have a maximum peak forward surge current of 20 A. Placing these diodes in series increases the reverse blocking capabilities up to 14,000 V for a string of 7 diodes. In order to protect the diode string from reaching avalanche breakdown, a high value resistor (20

 $M\Omega$) is placed in parallel with each diode. These resistors divide the rectifier output voltage across each diode to prevent any one diode from reaching the avalanche breakdown voltage.

The capacitors used for the voltage doubling capacitor bank are ASC 6000V DC 0.1 μF capacitors. This rectifier doubles the output voltage; the 20 M Ω resistors divide the voltage evenly on the rectifier. The 1 μF capacitor banks create a more constant output voltage. The 10 Ω and 100 Ω resistors used are Ohmite resistors, AW100KE and AY101KE respectively. The datasheet for the ASC capacitors and the specifications for the Ohmite resistors can be seen in the Appendix.

V. CONTROL DESIGN

A. CONTROLLING CAPACITOR CHARGING

The charging of the capacitor is regulated by controlling the switching of the IGBTs. This control is performed by an FPGA which uses two control loops: an inner current control loop and an outer voltage control. An added benefit of controlling the capacitor charging is that the FPGA is used to prevent devices in the converter from being damaged. Discussion now turns to the hardware and software of the voltage and current control loops, beginning with the voltage control.

1. Voltage Control

The output voltage of the converter is reduced by a voltage divider by 100. The output of the voltage divider is measured by a Tektronix P2500 High Voltage Differential Probe. Because this probe requires high impedance at termination which is not present at the A/D Converter input, a unity gain inverting operational amplifier is used provide adequate termination impedance for the probe. The output of the op amp is then connected to the A/D converter. The op amp circuit is shown in Figure 10. With a reduction by 100 in the voltage divider and an attenuation of approximately 52 in the probe, the amplification required to give accurate voltage is -5200.




Figure 10. Operational Amplifier Circuit

The desired charge voltage is sent from the firing and control board to the FPGA. More will be discussed concerning the firing and control board at a later point. This desired voltage (the "V_Des" signal) is compared to the actual voltage measured by the high voltage probe (the "V_meas" signal). The error signal is then sent through a PI controller, the output of this PI controller is the reference signal for the current controller (the "I_ref" signal). The voltage control algorithm in Simulink/Xilinx environment is shown in Figure 11.




Figure 11. Voltage PI Control Block Diagram

The accumulator is driven by the "Running" signal, a signal that keeps the converter on as long as there is no fault. The error signal is sent out to feed-forward control, discussed in the next section.

2. Current Control

The output of the voltage PI controller is a current reference added to a feed-forward term with logic as follows. When the converter is turned on, a feed-forward value is added to the current reference signal to accelerate the charging of the capacitor. When the converter reaches charge voltage, determined by comparing voltage error to zero, the feed-forward term is removed, and the current reference is reduced to a smaller value to compensate the losses due to leakage current in the thyristors at high voltage. The current PI controller is the same logic as the Voltage PI controller. The current sensor is an LT 100-S SP30 current transformer (CT). The gain on this CT was also verified by comparing Chipscope measurements and oscilloscope measurements, as with the voltage probe. The datasheet for the LT 100-S SP30 can be seen in the Appendix.

Figure 12 shows the overall voltage and current regulation computational algorithm with feed-forward logic. The output of the current PI controller is the duty cycle that drives the on/off signal of the IGBTs. While voltage regulation alone would be effective in achieving the desired charge voltage of the capacitors, regulating the current protects the diodes in the high voltage rectifier from exceeding their average current limitations.




Figure 12. Control Scheme with Current Feed-Forward Terms

B. FAULT PROTECTION LOGIC

Fault protection logic is incorporated to ensure safe functionality of the device. A voltage protection is included to prevent the charger from exceeding voltage thresholds. A current limiter is used to prevent damage to the secondary diode rectifier. A time limiter is included to prevent the system from being on for longer than a desired time. Each of these protections shuts the converter off if a voltage, current, or time threshold is exceeded. Each signal is driven by the converter being turned on, and are ANDed together. Thus, the fault protection logic is active low. If the converter is running and none of the thresholds are exceeded, then the protection circuits each output a one to the AND gate. If one threshold is exceeded, the output of the protection logic goes low, and the "Running" signal that drives the converter goes low, and the converter shuts off. A simplified block diagram of this logic is shown in Figure 13. The three methods of protection are now discussed in detail.




Figure 13. Block Diagram of Fault Protection Logic

1. Over Voltage Protection

Over voltage protection is achieved with a simple comparison test. The Xilinx blocks generating the code for this protection is are seen in Figure 14.




Figure 14. Over Voltage Protection Xilinx Blocks

The "on" signal sets an SR flip-flop, the output of which is ANDed with the on signal itself to ensure no false setting or resetting. If the threshold voltage is exceeded then the flip-flop is reset, and the signal "OV_Protect" goes low. This signal is then ANDed with the other protection signals, the output of which is the "Running" signal. The Out block labeled "U47 OV Protect" configures an output pin to a BNC port to as a test point to determine the fault source if the converter is shut off spuriously.

The SR flip-flop used is not part of the Xilinx blockset and works as follows. The output of the flip flop is a function of the current state and the inputs. The inputs are the values for S and R, and the current state is either 0 or one. For example, if the current state is 0 and the current value of the output is 0, and the input for S is 1 and R is 0, then the output will become 1, as seen above, and the next state will be state 1. As long as the R input bit is not a 1, the output will remain a 1, and the current state will remain one. The truth table for the SR flip flop is shown in Table 2. The SR inputs are under the columns S and R. In a Mealy state machine the next state depends on the current state, and the column "state" indicates the value of the current state. The next state of the state machine equals the output. This same flip flop is implemented throughout the converter control software.

S	R	State	Output
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

Table 2. Truth Table for SR Flip Flop

2. Over Current Protection

Over current protection is implemented in a similar manner as the over voltage protection. The measured current value is compared to a threshold, and if the threshold is exceeded, the converter shuts off. Again, this logic is active low. The Xilinx block configuration that generates the code is seen in Figure 15. Note the similar configuration to the over voltage protection.




Figure 15. Over Current Protection Xilinx Blocks

3. Timer Shut Off

The switching of IGBTs generates a great deal of heat. The charging of the high voltage capacitor is completed quickly enough that overheating of the devices is generally not an issue. However, if the device were to be left on for an extended period

of time, the IGBTs would heat up to an undesirable temperature. To prevent this, a time limiter is implemented in the software. This timer shut off is implemented similarly to the voltage and current protection. A counter is started when the converter at the rising edge of an on pulse, which also sets an SR flip flop. With a 24 MHz clock (the FPGA clock), the counter counts to 24000000 in one second. With timer is set for five minutes, and $5 \min \left(\frac{60 \, \text{sec}}{1 \, \text{min}} \right) \left(\frac{24000000 \, \text{cycles}}{1 \, \text{sec}} \right) = 7200000000$, the converter will shut off after 72000000000 clock cycles. Five minutes is a safe time preventing the IBGTs from overheating




Figure 16. Timer Shut Off Xilinx Blocks

C. FIRING AND CHARGING CONTROL

A high level control mechanism in the Xilinx FPGA allows integration of charging and firing control. Control software is integrated in order to control turning the converter to begin charging; shutting off the converter to stop charging, and firing the capacitor. This control also uses a Xilinx Spartan III FPGA development board as a control panel for the user (now referred to as the Spartan board). The software used in the firing and charger control had been previously developed at NPS. This software can be divided into three sections; the first being the input from the Spartan board to the converter control board (now referred to as the Virtex board), the output from the Virtex board to the Spartan board; and the control software on the Spartan board. The Spartan board and the Virtex board are connected by fiber optic cable, to electrically isolate the operator from the high voltage equipment.




Figure 17. Fire and Control Input Software

Figure 17 shows the software decoding the input signal from the Spartan board to the Virtex board. The serial signal comes into the Virtex on pin R50, and is converted in the subsystem "Charge Value/Pulse Receive." The output of this subsystem has three values: gain, gain1 and gain2. The signal "gain" is the desired voltage signal selected by the user from the Spartan board. This value sent from the Spartan is multiplied by ten to reduce the size of the word containing the desired voltage value sent to the Virtex board. The signal is then sent to the voltage PI controller.

The signal "gain1" contains two possible values sent in the same word. One value (111) turns the charger on, and the other value (333) turns the charger off. On the Spartan board, two push buttons are set up as a charge button (or converter on) and an off (converter off) button. These two values are sent to the subsystem "Latch" to de-bounce and latch the pushing of the buttons, i.e. when the on button is on, the signal "on" stays on.

The signal "gain2" contains the word with the value (222) to fire the capacitor. This signal is sent out from the Spartan board, to the Virtex board, and from the Virtex board, by way of the U46 pin, to a thyristor gate driver circuit. The thyristor gate driver circuit controls thyristors that block the discharge of the capacitors.

The measured voltage across the capacitors is sent to the Spartan board by the software shown in Figure 18. The subsystem "Display Hold" holds the value of the capacitor voltage that is then divided by ten to enabling a transferable 12 bit word size to the Spartan board. The value is then displayed on the Spartan board. The subsystem "Serial Encoder" serializes the voltage value sent to the Spartan board.



Figure 18. Fire and Control Output Software

THIS PAGE INTENTIONALLY LEFT BLANK

VI. RESULTS AND ANALYSIS

A. PROOF OF WORKING CONVERTER

The metric for a working converter is as follows. Acceptable voltage controller performance is charging of the high voltage capacitor to the desired voltage within 5% error. Acceptable current controller performance maintains the current at an average value below the acceptable value for the high voltage diode string. In addition, when the feed forward term is changed when the target voltage is reached the feed forward logic is working properly.

Transformer boosting is verified by comparing secondary and primary current waveforms. The boosting ratio of the transformer in the working converter is at or very near the boosting ratio determined in IV.B.

Proper fault protection occurs when the charger shuts off when reaching the threshold for voltage protection. The test point BNC is checked to see if the pin corresponding to the fault goes low. Correct operation of the current protection was determined in the same manner as the voltage protection.

The voltage controller reached a voltage of 8850 V when set to 9000 V, an error of only 1.7%, within the acceptable error range. The current controller maintains the average value of the current at approximately 220 mA during charging. The timer, over voltage, and over current fault protection each shut the charger off when thresholds were exceeded, shown by the test point BNCs.

B. CONVERTER WAVEFORMS

After the charger was determined working, measurements were taken to verify the converter's operation. Measurements were taken with an Agilent Infiniium 2.25 GHz oscilloscope. The data was then loaded and plotted in Matlab.

Figure 19 shows the capacitor step response for a desired voltage of 900 V. The capacitor was charged to higher voltages, but charging to 900 V is sufficient to show the

functionality of the capacitor charger and allows primary and secondary voltage and current measurements. Because of the feed forward control term added to the current reference, this step response has a linear appearance. The instant at which the feed forward term is removed is the point where the voltage suddenly flattens out, i.e. the capacitor reaches charge voltage.




Figure 19. Capacitor Step Response

The primary and secondary current waveforms are also of interest. The two measurements taken were at the instant the converter was turned on and after the capacitor reached desired charge voltage. The measurement for the primary current was made at the output of the VSI with a current transformer (CT). The measurement for the secondary current was made at the output of the transformer, made with a different CT. Figure 20 shows four complete cycles of the primary current at the instant when the converter is turned on.




Figure 20. Primary Current at Startup

The secondary current was measured on the same charging cycle startup as the primary current measurement. Figure 21 shows the same cycles on the secondary current as the primary cycles in Figure 20. The max peak current value in the primary current in Figure 20 is 28.48 A. The max peak current value in the secondary current in Figure 21 is 2.33 A. The transformer is bucking the current by a factor of 12.2. The frequency of the switching period can be measured at 4 kHz. Note that the converter is operating in discontinuous conduction mode.




Figure 21. Secondary Current at Startup

After reaching the target voltage, the feed forward term on the current controller is removed, and the peaks of the current pulses drop considerably. The current pulses are still present, fighting the leakage current of the thyristors, maintaining the desired voltage across the capacitor. The peak current in Figure 22 is 5.21 A, and in Figure 23 the peak value is 0.4515 A.




Figure 22. Primary Current After Reaching Target Voltage




Figure 23. Secondary Current After Reaching Target Voltage

Converter voltage waveforms also bear relevance at this point. Measurements were taken at the same time as the current waveforms; at startup and after reaching charge voltage. Voltage measurements were taken with an additional Tektronix P2500 High Voltage Probe and measured on an Agilent Infiniium 2.25 GHz oscilloscope. Because of the configuration of the converter, it is not possible to take primary voltage measurements. The secondary voltage at startup and after charging is complete can be seen in Figure 24 and Figure 21 respectively. Note that the voltage at the output of the transformer starts at a much lower voltage than the DC bus voltage multiplied by the turns ratio. The capacitors in the high voltage doubler rectifier are charging up to half of the desired output voltage.




Figure 24. Secondary Voltage Waveform at Startup

Figure 24 shows the secondary voltage at startup measured at the output of the transformer. When an IGBT in the H-Bridge turns on, the capacitors in the high voltage doubler rectifier begin to charge. The voltage peaks get larger as the capacitor charges on both the negative and positive pulses. When the IGBT turns off, there is an LC oscillation due to the parasitic capacitance in the string of diodes and the inductance in the secondary of the transformer. This oscillation decays to zero before an IGBT is switched on again.




Figure 25. Secondary Voltage After Charging Complete

Figure 25 shows the secondary voltage at the output of the transformer after charging is complete. On the positive pulse the voltage goes to approximately 580 V. On the negative pulse the voltage peaks at -300 V. The difference between these two values is approximately the desired charge voltage of 900 V. The oscillation after the switch turns off is caused by the LC circuit created by the inductance of the secondary transformer windings and the parasitic capacitance in the diodes when blocking current. This oscillation dies out before the converter is switched on again.

C. WAVEFORM COMPARISON (SIMULATION/ACTUAL)

Comparing the simulated waveforms to the actual waveforms collected illustrates the usefulness of physics based modeling in design. The main goal of using the simulation was to select parts, predict operation, and tune the converter controller.

The simulation used is discussed in III.B. One important change is made regarding current measurement. The Hall Effect sensor used to measure the primary current has a limited bandwidth; the A/D converter also samples and holds the value of the current. These characteristics affected the control calculations a great deal. To account for these non-linearities, additional elements were added to the simulation. A low pass filter was added to the current measurement to account for bandwidth limitations. A transport delay was added to simulate the sample and hold of the A/D converter.




Figure 26. Primary Current Comparison at Startup

Figure 26 shows the comparison between the primary current in the hardware and the primary current in the simulation at startup. At first glance the waveforms seem quite similar. Note that there is some difference in the peaks of the current pulses. Peak value for the hardware is 28.48 A. The peak (not including the initial starting peak) in the simulation current waveforms is 31.43 A, an error of about 10%.




Figure 27. Secondary Current Comparison at Startup

Figure 27 shows a comparison of the secondary currents at startup. The peak value for the simulation current is 2.57 A. The peak value in the hardware is 2.33 A; yielding about a 10% difference between simulation and measured values.




Figure 28. Capacitor Charging Comparison

Figure 28 shows a comparison between the actual capacitor charging and the simulation capacitor charging. Note the difference in time between the two capacitors. The actual capacitor charges in about 9.7 seconds, where the simulation capacitor charges in about 6.7 seconds. This difference is due to the higher current peaks in simulation than in actual charging, as seen in Figures 26 and 27.

THIS PAGE INTENTIONALLY LEFT BLANK

VII. CONCLUSIONS AND SUGGESTIONS

A. CONCLUSIONS

The power supply was tested to a voltage of 8850 V. This is an error of 1.7% from a desired voltage set point of 9000 V, within the acceptable range or error presented in the metric. It may be possible that higher voltages can be reached with this charger. However, the lifetime of the capacitor declines exponentially as the voltage approaches 11 kV. Thus reaching a charge voltage near 9000 V suffices for the current railgun program.

Successful charger operation demonstrates the benefit of designing and constructing a capacitor charger with the aid of simulation. The charger successfully and repeatedly charges a high voltage capacitor to desired voltages.

B. SUGGESTIONS FOR FURTHER RESEARCH

A wide variety of possibilities exist for further research in railgun power supplies. Limiting the suggestions to this configuration of solid state power supply is necessary for an effective focus of this thesis.

Further research on the charging supply controller can be done to tune the PI controller gains to an optimal selection across all desired voltages. There is opportunity to research accurate high voltage sensing and measurements for this application. In the area of sensor research, reducing the number of sensors (getting the voltage observer working) is a definite area of research possibility. Redesigning the charger supply to size and performance is an additional area of research. Additional study in the area of power converter simulation is an effective study that can better aid in examining changes to converter design.

THIS PAGE INTENTIONALLY LEFT BLANK

APPENDIX DATASHEETS

This appendix contains the data sheets for major components used in the capacitor charger. The LPT40 is the power supply for the IGBT gate drivers, the Virtex2 control board, and the firing and control cards.



5716 Von Alles Way Carlobad, CA 92097 Telephone: 756-679-4609 Pacaira fis: 768-878-8687

EUROPE

Artec Hosse, Waterfront Perises: Park Merry Hill, Dedley West Hillands, DYS 14X, UK Telephone: 44 (1994) 842-211 Pactiville: 44 (1994) 843-335

Units 2114, Level 21
Televati, Matreplaza
212, May Pang Loud
Poul Pang, New Temberias
Hong Kong
Telephone: P32-2477-9862
Paccinide: P32-2402-4428



LPT40 Series

Ordering Information

Model Number	Output Voltage	Minimum Load	Maximum Load with Convection Cooling	Maximum Load with 30 CFM Forced Air	Peak Load1	Regulation2	Ripple PIP (PARD)3
LPT41	+2.3 V	0.5 A	4 A	7 A	7.A.	±25	30 mV
	+5 V	0	1.5 A	2.0 A	2.5 A	22%	30 mV
	+12 V	0	0.5 A	0.7 A	0.7 A	±35	120 mV
			0.371				1201114
LPT42	+5 V	0.4 A	4.A	3 A	7 A	±25	50 mV
	+12 V	0.2 A	2 A	2.5 A	4 A	±3%	120 mV
	-12 V	0 A	0.5 A	0.7 A	TA	±5%	120 mV
LPT43	+3 V	0.5 A	6 A	8 A	9.6	=25	30 mV
	+12 V	0 A	0.3 A	0.7 A	1.6	±55	120 mV
	-12 V	0 A	0.5 A	0.7 A	T.A.	±5%	120 mV
LPT44	+5 V	0.4 A	4A	5 A	7.A	±2%	30 mV
	+12 V	0.2 A	2.A	2.5 A	4 A	=35	120 mV
	-5 V	0 A	0.5 A	0.7 A	TA.	=35	30 mV
LPT45	+5 V	0.4 A	4.A	5 A	7 A	±2%	30 mV
	+15 V	0.2 A	2 A	2.5 A	3 A	±35	150 mV
	-15 V	0 A	0.5 A	0.7 A	TA	±55	150 mV
LPT46	+5 V	0.4 A	4A	5 A	6 A	±25	30 mV
	+24 V	0.1 A	1.0 A	1.5 A	2 A	±75	240 mV
	+12 V	0 A	0.5 A	0.7 A	TA	±55	120 mV
LPT47	+5 V	0.4 A	4.A	5 A	6.6	=2%	30 mV
	+24 V	0.2 A	1.0 A	1.3 A		±7%	
					2 A 1 A		240 mV
	-12 V	0 A	0.3 A	0.7 A	10	±5%	120 mV

- Feak current lasting <30 seconds with a maximum 10% duty cycle.
 At 25°C including initial tolerance, line voltage, load currents and output voltages adjusted to factory settings.
 Feak-to-peak-with 20 MHz bandwidth and 10 pF in parallel with a 0.1 pF capacitor at rated line voltage and load ranges.
 Minimum Loads are required.

Pin Assignments

Connector	LPT41	LPT42	LPT43	LPT44	LPT45	LPT46	LPT47
SK1-1 SK1-3	Neutral Line	Neutral Line	Neutral Une	Neutral Une	Neutral Line	Neutral Une	Neutral Line
3KZ-1	2.9	+12 V	+12.V	+12 V	+15 V	+24 V	+24 V
5K2-2	3.3 V	+5 V	+5 V	+5 V	+5 V	+5 V	+5 V
SK2-3	3.3 V	+5 V	+5 V	+5 V	+5 V	+5 V	+5 V
SK2-4	Common						
5K2-5	Common						
SK2-6	12 V	-12 V	-12 V	-5 V	-15 V	+12 V	-12 V
5K201-1 5K201-2	+Sense -Sense						

Mating Connectors

Malex 09-50-8031 (USA) AC Input: 09-91-0300 (UK) PINS: 08-58-0111 DC Outputs: Molex 09-50-2061 (USA) 09-91-0600 (UK) PINS: 08-38-0111 Remote Sense: Molex 22-01-2025 PINS: 08-50-0114

Astec Connector Kit #70-941-000, Includes all of the above.

- Notes:

 1. Specifications subject to change without notice.

 2. All dimensions in inches (mm), tolerance is ±.0.2".


 3. Mounting holes M1 and M2 should be grounded for EMI purposes.


 4. Mounting hole M1 is safety ground connection.

 3. Specifications are for convection rating at factory settings at 113 VAC input, 23°C unless otherwise stated.

 6. Warnarty: 1 year.

 7. Weight: 0.3 lb. / 0.27 kg







www.astec.com


85

The Ametherm Circuit Protection Thermistors are placed in the AC 208 V_{rms} supply line before the DC bus to limit the inrush current to the capacitors.



DATA SHEET

Part Number: MS35 3R030



Electrical Specifications:

Resistance @ 25°C	3.0 Ω
Max Steady State Current Up to 65°C	30.0 A
Max Recommended Energy Rating (Joules)	750.0 J
Rhot @ 100% Steady State Current	0.030 Ω
Rhot @ 75% Steady State Current	0.040 Ω
Rhot @ 50% Steady State Current	0.065 Ω
Rhot @ 25% Steady State Current	0.155 Ω
Max Capacitance @ Max Voltage	1600 μF
Max Recommended Voltage	680 V
Material Type	"C"

Mechanical Specifications:

D	$35.0 \pm 2.5 \mathrm{mm}$
T	$10.0 \pm 2.0 \mathrm{mm}$
Lead Diameter	$2.5 \pm 0.1 \mathrm{mm}$
S	19.0 ± 3.0 mm
L	$39.0 \pm 4.0 \mathrm{mm}$
Straight Leads	9.0 mm Max
Coating Run Down	
В	25.0 ± 2.5 mm
С	$7.50 \pm 1.0 \text{mm}$

Revision Date: March 19, 2003

<u>Ametherm, Inc</u>. 3111 N. Deer Run Road #4 Carson City, NV 89701 Telephone: (800) 808-2434 (775) 884-2434 Fax: (775) 884-0670

www.ametherm.com

The SEMISTACK SEMITEACH is a three phase rectifier and inverter. This device is used as the low voltage doubler rectifier and the VSI.

SEMISTACK - IGBT



Three-phase rectifier + inverter with brake chopper

SEMITEACH - IGBT SKM 50 GB 123D SKD 51 P3/250F


Features

- · Multi-function IGBT converter
- Transparent enclosure to allow visualization of every part
- IP2x protection to minimize safety hazards
- External banana/BNC type connectors for all devices
- Integrated drive unit offering short-circuit detection/cut-off, power supply failure detection, interlock of IGBTs + galvanic isolation of the user
- · Forced-air cooled heatsink

Typical Applications


- · Education: One stack can simulate almost all existing industrial applications:
- 3-phase inverter+brake chopper
- Buck or boost converter
- Single phase inverter
- Single or 3-phase rectifier

1) Photo non-contractual



Circuit	I _{ms} (A)	V _{ac} / V _{domax}	Types
B6CI	30	440 / 750	SEMITEACH - IGBT

Symbol	Conditions	Values	Units
Ims	no overload	30	Α
	IGBT - 4x SKM 50 GB 123D		
V _{CES}		1200	V
V _{CE(SAT)}	I _c = 50A, V _{GE} = 15V, chip level; T _j = 25(125)°C	2,7 (3,5)	V
V _{GE8}	·	±20	V
l _o	T _{case} = 25 (80)°C	50 (40)	A
l _{om}	T _{case} = 25 (80)°C; t _p = 1ms	100 (80)	A
	Rectifier - 1x SKD 51/14		
V _{in(max)}	without filter	3 x 480	V
	with filter	3 x 380	v
	DC Capacitor bank - Electrolytic 2x 2200µF/400V		
Cegnt	total equivalent capacitance	1100 / 800	μF/V
VDCmax	max. DC voltage applied to the capacitor bank	750	V
	Driver - 4x SKHI 22		
Power		0 / 15	l v l
supply		0,10	*
Current			
	max; per driver	16	mA.
tion			
Thermal	Normally Open type (NO)	71	°C
trip	The state of the s		



This technical information specifies semiconductor devices but promises no characteristics. No warranty or guarantee expressed or implied is made regarding delivery, performance or suitability.

Power Electronic Systems - SEMISTACK

08-06-2005 © by SEMIKRON

This LEM Current Transducer is used to measure the primary current in the current control loop.



Current Transducer LT 100-S/SP30

For the electronic measurement of currents: DC, AC, pulsed..., with a galvanic isolation between the primary circuit (high power) and the secondary circuit (electronic circuit).







Electrical data

l _{pN} I _p	Primary nominal r.m. Primary current, mea	100 0±2	A A		
I₅ R _м	Measuring resistanc	e	R	R _{Mms}	œ
	with ± 12 V	@ ± 100 A max	0	75	Ω
		@ ± 200 A max	0	25	Ω
	with ± 18 V	@ ± 100 A mex	30	135	Ω
		@ ± 200 A mex	30	55	Ω
I _{sn}	Secondary nominal r	.m.s. current	100		mΑ
K,	Conversion ratio		1:100	0	
v.	Supply voltage (± 5 °	%)	± 12	18	V
K _N V _C I _C V _d	Current consumption	1	28 @ ±	18 V)+ I	_e mA
V _d	R.m.s. voltage for AC	isolation test, 50 Hz, 1 mn	5		k۷

Accuracy - Dynamic performance data

ε°	Overall accuracy @ \mathbf{l}_{p_N} , $\mathbf{T}_{\mathbf{A}}$ = 25°C Linearity error		± 0.5 < 0.1		% %
I _o I _o	Offset current @ I_p = 0, T_A = 25°C Thermal drift of I_o	- 25°C + 70°C - 40°C 25°C	Typ ± 0.3 ± 0.4	Max ± 0.4 ± 0.6 ± 1.0	mA mA mA
t _, di/dt f	Response time ¹⁾ @ 90 % of I _{pN} di/dt accurately followed Frequency bandwidth (- 1 dB)		< 1 > 50 DC	150	μs A/μs kHz

General data

T _A T _s R _s	Ambient operating temperature Ambient storage temperature Secondary coil resistance @ T _A = 70°C	- 40 + 70 - 50 + 85 25	ο C
m	Mass Standards	184 EN 50155	g

Note: 1) With a di/dt of 100 A/µs.

 $I_{PN} = 100 A$



Features

- Closed loop (compensated) current transducer using the Hall effect
- Insulated plastic case recognized according to UL 94-V0.

Special features

- T = -40°C .. + 70°C
- Potted.

Advantages

- Excellent accuracy
- Very good linearity
 Low temperature drift
- Optimized response time
- · Wide frequency bandwidth
- No insertion losses
- High immunity to external interference
- · Current overload capability.

Applications

- · Single or three phases inverter
- Propulsion and braking chopper
- Propulsion converter
- Auxiliary converter
- Battery charger.

Application domain

Traction.

060911/3

LEM reserves the right to carry out modifications on its transducers, in order to improve them, without previous notice.


page 1/3

LEM

www.lem.com



Dimensions LT 100-S/SP30 (in mm. 1 mm = 0.0394 inch)



Mechanical characteristics

 General tolerance ± 0.5 mm · Transducer fastening 4 holes Ø 4.3 mm 4 M4 steel screws Recommended fastening torque 3.2 Nm or 2.36 Lb.-Ft. Ø 15 mm

 Connection of primary · Connection of secondary

Safety



This transducer must be used in electric/electronic equipment with respect to applicable standards and safety requirements in accordance with the manufacturer's operating instructions.



Caution, risk of electrical shock

Remarks

LEM

- I_e is positive when I_p flows in the direction of the arrow.
- Temperature of the primary conductor should not exceed 100°C.

When operating the transducer, certain parts of the module can carry hazardous voltage (eg. primary busbar, power supply). Ignoring this warning can lead to injury and/or cause serious damage.

This transducer is a built-in device, whose conducting parts must be inaccessible after installation.

A protective housing or additional shield could be used. Main supply must be able to be disconnected.

> 060911/3 page 2/3

www.lem.com

LEM reserves the right to carry out modifications on its transducers, in order to improve them, without previous notice

Faston 6.3 x 0.8 mm

50

The Ohmite Supermox and Dale RS-10 high wattage resistors are used in the voltage divider circuit for the voltage probe.

High-voltage Super Mox resistors have been developed to meet High-voltage Super Mox resistors have been developed to meet the precision temperature stability requirements of high-accuracy and high-voltage systems. Super Mox combines proprietary non-inductive resistance system and design to achieve low temperature coefficient, low voltage coefficients, high stability and increased high operating voltages. These resistors are designed to meet the demanding requirements of high voltage power supplies, electron microscopes, X-ray systems, high resolution CRT displayers and acceptaged. displays and geophysical instruments.

SPECIFICATIONS

Resistance Range: from 1 KΩ to 50GΩ on all models (contact Ohnite for 51G to 1TΩ) Tolerances: 0.05%, 0.1%, 0.25%, 0.5%, 1%, 2%, 5%, 10% (0.05% avail. to 10G, 0.25% to 100G, other on request)

Temperature Coefficients: 5, 10, 15, 25, 50 and 100ppm°C (10ppm°C available to 10G, 25ppm°C to 100G, other on request

Encapsulation: Silicone Conformal Coating Terminal Material: Gold Plated Core Material: Al₂O₃ (96%) Resistor Material: Futherium

Operating Temperature: -55°C to 225°C (extended temperature range to 350°C available)

DERATING

80	- 2	25'		-		
60 -	-	-	1		-	
40	-	+	-	/		_
60 — 40 — 20 —	+	4	-	-	/	2
0 50	0	50	100	150	20	^

PERFORMANCE DATA								
Insulation Resistance	>10,000 MΩ	500 Volt 25 °C 75% relative humidity						
Dielectric Strength	>1,000 Volt	25 °C 75% relative humidity						
Thermal Shock	Δ R/R < 0.1% typ., 0.20% max.	MIL Std. 202, method 107 Cond. C (IEC 68 -2 -14)						
Overload	Δ R/R < 0.1% typ., 0.25% max.	1,5 x Pnom, 5 sec (do not exceed max, voltage)						
Moisture Resistance	∆ R/R < 0.1% typ., 0.25% max.	MIL Std. 202, method 106 (IEC 68 -2 -3)						
Load Life	Δ R/R < 0.1% typ., 0.25% max.	1000 hours at railed power (IEC 115 -1)						

Part Number	Watts	Ohms 1% tol.	TCR	
MOX91021004FVE	3.8W	1M	50ppm	
MOX91025004FVE	3.8W	5M	50ppm	
MOX91021005FVE MOX91022505FTE	3.8W 3.8W	10M 25M	50ppm	
	1100000		100þþm	
MOX92021005FVE	5W	10M	50ppm	
MOX92025005FVE	5W	50M	50bbm	
MOX92021006FVE MOX92021007FTE	5W 5W	100M 1000M	50ppm	
	100000		100ppm	
MOX93021004FVE	7.5W	1M	50ppm	
MOX93025004FVE	7.5W	5M	50ppm	
MOX93021005FVE	7.5W	10M	50ppm	
MOX93022505FTE	7.5W	25M	100ppm	
MOX94021005FVE	10W	10M	50ppm	
MOX94025005FVE	10W	50M	50ppm	
MOX94021006FVE	10W	100M	50ppm	
MOX94021007FTE	10W	1000M	100фрт	
MOX95021004FVE	13.5W	1M	50ppm	
MOX95025004FVE	13.5W	5M	50bbm	
MOX95021005FVE	13.5W	10M 25M	50ppm	
MOX95022505FTE	13.5W		100ppm	
MOX96021005FVE	16W	10M	50ppm	
MOX96025005FVE	16W	50M	50ppm	
MOX98021008FVE	16W	100M	50ppm	
MOX98021007FTE	16W	1000M	100ppm	
MOX97021004FVE	20W	1M	50ppm	
MOX97025004FVE	20W	5M	50ppm	
MOX97021005FVE	20W	10M	50bbm	
MOX97022505FTE	20W	25M	100ppm	



mmmmymmmm Uncoaled resistor element pictured for demonstration purposes only. Finished product is coaled with silicone.



Series	Power Rating (W	Max. Oper) Voltage	. Res. Range (Ω)	Max. VCR*	Dimension L	ns (In. <i>/mm</i>) D
M0X910	3.80	15,000	1K-500M 500M-56	0.40 0.75	1.07/27.00	0.32/8.00
M0X920	5.00	21,000	1K-16 16-106	0.20	1.46/37.00	0.32/8.00
M0X930	7.50	30,000	1K-1G5 1G5-15G	0.15 0.30	2.05/52.00	0.32/8.00
M0X940	10.00	45,000	1K-2G5 2G5-25G	0.10 0.15	3.03/77.00	0.32/8.00
M0X950	13.50	60,000	1K-3G 3G-30G	0.08	4.02/102.00	0.33/8.30
M0X960	16.00	72,000	1K-4G 4G-40G	0.06	4.80/122.00	0.34/8.50
M0X970	20.00	90,000	1K-5G 5G-50G	0.04	5.98/152.00	0.34/8.50

	Coating conform		one st	ındar	d	E	= RoHS comp	llant
мох	9 1	0	2 1	0	0	6	JTE	
Super Nox Seri see chart for wat			Ohms First 3 signific multipli to tolice 1000 = 1503 = 1008 =	art, 4 er (# w), E: 10.2 1000 150,	of zer cample cample	ioes les:		TCR T = 100ppm V = 50bpm W = 25ppm X = 15ppm Y = 10ppm


Our Tech Center is open 10am to 2pm CT Tuesdays and Thursdays, just call 866-9-OHMITE


Vishay Dale


Wirewound Resistors, Military, MIL-PRF-26 Qualified, Type RW, Precision Power, Silicone Coated



- High temperature coating (> 350 °C)
- Complete welded construction









VISHAY.

· Lead (Pb)-Free version is RoHS Compliant


Lead (1 b)-1 fee variable is from Configurate											
STANDARD ELECTRICAL SPECIFICATIONS											
GLOBAL MODEL	HISTORICAL MODEL	MIL-PRF-26	POWER R	ATING**** ' ₀ W	MIL	RESISTAN RANGE SHO	ICE RANGE OWN IN BOLI Ω) FACE		WEIGHT (Typical)	
		TYPE	thru ± 5 %	V ± 3 % thru ± 10 %	± 0.05 %	± 0.1 %	± 0.25 %	±0.5%&±1%		g	
RS1/8	RS-18	-	0.125	-	_	_	-	0.1 - 950	0.1 - 950	0.15	
RS1/4	RS-1/4	ı	0.4	-	1-1k	0.499 - 1k	0.499 - 3.4 k	0.1 - 3.4 k	0.1 - 3.4 k	0.21	
RS1/2	RS-1/2	ı	0.75	-	1 - 1.3 k		0.499 - 4.9 K	0.1 - 4.9 k	0.1 - 4.9 k	0.23	
RS01A	RS-1A	-	1.0	-	1 - 2.74 k	0.499 - 2.74 k		0.1 - 10.4 k	0.1 - 10.4 k	0.34	
RS01A300	RS-1A-300	RW70***	1.0 1.0		-	0.499 - 2.74 k	0.499 - 10.4 k	0.1 - 10.4 k 0.1 - 2.74 k	0.1 - 10.4 k	0.34	
RS01M	RS-1M	-	1.0	_	1 - 1.32 k	0.499 - 1.67 k	0.499 - 6.85 k	0.1 - 6.85 k	0.1 - 6.85 k	0.30	
RS002	RS-2	_	4.0	5.5	0.499 - 12.7 k	0.499 - 12.7 k	0.1 - 47.1 k	0.1 - 47.1 k	0.1 - 47.1 k	2.10	
RS02M	RS-2M	_	3.0	_	0.499 - 4.49 k	0.499 - 4.49 k	0.1 - 18.74 k	0.1 - 18.74 k	0.1 - 18.74 k	0.65	
RS02B	RS-2B	-	3.0	3.75	0.499 - 6.5 k	0.499 - 6.5 k	0.1 - 24.5 k	0.1 - 24.5 k	0.1 - 24.5 k	0.70	
RS02B300	RS-2B-300	RW79***	3.0 3.0	=	=	0.499 - 6.5 k	0.1 - 24.5 k	0.1 - 24.5 k 0.1 - 6.49 k	0.1 - 24.5 k	0.70	
RS02C	RS-2C	-	2.5	3.25	0.499 - 8.6 k	0.499 - 8.6 k	0.1 - 32.3 k	0.1 - 32.3 k	0.1 - 32.3 k	1.6	
RS02C17	RS-2C-17	-	2.5	3.25	0.499 - 6.8 k	0.499 - 8.6 k	0.1 - 32.3 k	0.1 - 32.3 k	0.1 - 32.3 k	1.6	
RS02C23	RS-2C-23	RW69**	-	3.25 3.0	-	-	-	-	0.1 - 32.3 k 0.1 - 2.0 k	16	
RS005	RS-5	-	5.0	6.5	0.499 - 25.7 k	0.499 - 25.7 k	0.1 - 95.2 k	0.1 - 95.2 k	0.1 - 95.2 k	4.2	
RS00569	RS-5-69	RW74***	5.0 5.0	=	-	0.499 - 25.7 k	0.1 - 95.2 k	0.1 - 95.2 k 0.1 - 24.3 k	0.1 - 95.2 k	4.2	
RS00570	RS-5-70	RW67**	=	6.5 6.5	-	-	-	-	0.1 - 95.2 k 0.1 - 8.2 k	4.2	
RS007	RS-7	_	7.0	9.0	0.499 - 41.4 k	0.499 - 41.4 k	0.1 - 154 k	0.1 - 154 k	0.1 - 154 k	4.7	
RS010	RS-10	-	10.0	13.0	0.499 - 73.4 k	0.499 - 73.4 k	0.1 - 273 k	0.1 - 273 k	0.1 - 273 k	9.0	
RS01038	RS-10-38	RW78***	10.0 10.0	-	_	0.499 - 73.4 k	0.1 - 273 k	0.1 - 273 k 0.1 - 71.5 k	0.1 - 273 k	9.0	
RS01039	RS-10-39	RW68**	=	13.0 11.0	_	_	-	_	0.1 - 273 k 0.1 - 20 k	9.0	

Available tolerance for these Mil parts is ± 5 % for 1 Ω and above, ± 10 % below 1 Ω .

[&]quot;"Available tolerance for these Mil parts is ± 0.5 % & ± 1% for resistance values 0.1 \Omega and above, ± 0.1 % for resistance values 0.499 \Omega and above.

***Vishay Dale RS models have two power ratings depending on operation temperature and stability requirements.

NOTE: Shaded area indicates most popular models.




Pb containing terminations are not RoHS compliant, exemptions may apply



Wirewound Resistors, Military, MIL-PRF-26 Qualified, Type RW, Precision Power, Silicone Coated

Vishay Dale



"On some standard reel pack methods, the leads may be trimmed to a shorter length than shown.

NOTE: RS-1/8 terminal length will be 1.0" [25.4 mm] minimum.

NOTE: RS-1/8 terminal length will be 1.0" [25.4 mm] minimum.

MATERIAL SPECIFICATIONS

Element: Copper-nickel alloy or nickel-chrome alloy, depending on resistance value

Core: Ceramic, steatite or alumina, depending on physical size

Coating: Special high temperature silicone


Standard Terminals: 100 % Sn, or 80/40 Sn/Pb coated Copperweld®.

NOTE: Mitray "Rw" perts are only available with 80/40 Sn/Pb finish.

End Capps: Stainless steel

Deviations for RS-1/8: Thermoset silicone molded construction, endcaps will be nickel-aliver alloy and terminals will be tinned copper Part Marking: DALE, Model, Wattage", Value, Tolerance, Date Code

"Wattage marked on part will be "U" characteristic "Wattage marked on part will be "U" characteristic



GLOBAL	DIME	NSIONS	3 in inches [millimet	ers]
MODEL	Α	(Max.)**	С	D
RS1/8	0.155 ± 0.015 [3.94 ± 0.381]	-	0.065 ± 0.015 [1.65 ± 0.381]	0.020 ± 0.002 [0.508 ± 0.051]
RS1/4	0.250 ± 0.031	0.281	0.085 ± 0.020	0.020 ± 0.002
	[6.35 ± 0.787]	[7.14]	[2.16 ± 0.508]	[0.508 ± 0.051]
RS1/2	0.312 ± 0.016	0.328	0.078 + 0.016 - 0.031	0.020 ± 0.002
	[7.92 ± 0.406]	[8.33]	[1.98 + 0.406 - 0.787]	[0.508 ± 0.051]
RS01A	0.406 ± 0.031	0.437	0.094 ± 0.031	0.020 ± 0.002
RS01A300	[10.31 ± 0.787]	[11.10]	[2.39 ± 0.787]	[0.508 ± 0.051]
RS01M	0.285 ± 0.025	0.311	0.110 ± 0.015	0.020 ± 0.002
	[7.24 ± 0.635]	[7.90]	[2.79 ± 0.381]	[0.508 ± 0.051]
RS002	0.625 ± 0.062	0.765	0.250 ± 0.031	0.040 ± 0.002
	[15.88 ± 1.57]	[19.43]	[6.35 ± 0.787]	[1.02 ± 0.051]
RS02M	0.500 ± 0.062	0.562	0.185 ± 0.015	0.032 ± 0.002
	[12.70 ± 1.57]	[14.27]	[4.70 ± 0.381]	[0.813 ± 0.051]
RS02B	0.560 ± 0.062	0.622	0.187 ± 0.031	0.032 ± 0.002
RS02B300	[14.22 ± 1.57]	[15.80]	[4.75 ± 0.787]	[0.813 ± 0.051]
RS02C	0.500 ± 0.062	0.593	0.218 ± 0.031	0.040 ± 0.002
	[12.70 ± 1.57]	[15.06]	[5.54 ± 0.787]	[1.02 ± 0.051]
RS02C17	0.500 ± 0.062	0.593	0.218 ± 0.031	0.032 ± 0.002
RS02C23	[12.70 ± 1.57]	[15.06]	[5.54 ± 0.787]	[0.813 ± 0.051]
RS005 RS00569 RS00570	0.875 ± 0.062 [22.23 ± 1.57]	1.0 [25.4]	0.312 ± 0.031 [7.92 ± 0.787]	0.040 ± 0.002 [1.02 ± 0.051]
RS007	1.22 ± 0.062	1.28	0.312 ± 0.031	0.040 ± 0.002
	[30.99 ± 1.57]	[32.51]	[7.92 ± 7.87]	[1.02 ± 0.051]
RS010	1.78 ± 0.062	1.87	0.375 ± 0.031	0.040 ± 0.002
RS01039	[45.21 ± 1.57]	[47.50]	[9.53 ± 0.787]	[1.02 ± 0.051]
RS01038	1.78 ± 0.062	1.84	0.375 ± 0.031	0.040 ± 0.002
	[45.21 ± 1.57]	[46.74]	[9.53 ± 0.787]	[1.02 ± 0.051]

^{**}B (Max.) dimension is clean lead to clean lead.

NS NON-INDUCTIVE

Models of equivalent physical and electrical specifications are available with non-inductive (Aryton-Perry) winding. They are identified by substituting the letter N for R in the model number (NS-5, for example).

Two conditions apply:

1. For NS models, divide maximum resistance values by two

2. Body O.D. on NS-2C may exceed that of the RS-2C by 010"

TECHNICAL SPECIFIC	CATIO	NS
PARAMETER	UNIT	RS RESISTOR CHARACTERISTICS
Temperature Coefficient	ppm/°C	± 90 for below 1 Ω, ± 50 for 1 Ω to 9.9 Ω, ± 20 for 10 Ω and above
Dielectric Withstanding Voltage	V _{AC}	500 minimum for RS-1/8 thru RS-1A, 1000 minimum for all others
Maximum Working Voltage	٧	(P x R) ^{1/2}
Insulation Resistance	C	1000 Megohm minimum dry, 100 Megohm minimum after moisture test
Terminal Strength	lb	5 minimum for RS-1/8 thru RS-1A, 10 minimum for all others
Solderability	-	MIL-PRF-26 type - Meets requirements of ANSI J-STD-002
Operating Temperature Range	°C	Characterisitic U = - 65/+ 250. Characteristic V = - 65/+ 350.

PERFORMANCE*							
TEST	CONDITIONS OF TEST	TEST LIMITS					
		Characteristic U	Characteristic V				
Thermal Shock	Rated power applied until thermally stable, then a min. of 15 minutes at - 55 °C	± (0.2 % + 0.05 Ω) ΔR	± (2.0 % + 0.05 Ω) ΔR				
Short Time Overload	5 x rated power (3.75 watt and smaller), 10 x rated power (4 watt and larger) for 5 seconds	± (0.2 % + 0.05 Ω) ΔR	± (2.0 % + 0.05 Ω) ΔR				
Dielectric Withstanding Voltage	500 minimum for RS-1/8 thru RS-1A, 1000 for all others, duration of 1 minute	$\pm (0.1\% + 0.05 \Omega) \Delta R$	± (0.1 % + 0.05 Ω) ΔA				
Low Temperature Storage	- 65 °C for 24 hours	± (0.2 % + 0.05 Ω) ΔR	± (2.0 % + 0.05 Ω) ΔA				
High Temperature Exposure	250 hours at: U = + 250 °C, V = + 350 °C		± (2.0 % + 0.05 Ω) ΔF				
Moisture Resistance	MIL-STD-202 Method 106, 7b not applicable		± (2.0 % + 0.05 Ω) ΔA				
Shock, Specified Pulse	MIL-STD-202 Method 213, 100 g/s for 6 milliseconds, 10 shocks	± (0.1 % + 0.05 Ω) ΔR	± (0.2 % + 0.05 Ω) ΔF				
Vibration, High Frequency	Frequency varied 10 to 2000 Hz, 20 g peak, 2 directions 8 hours each	$\pm (0.1\% + 0.05 \Omega) \Delta R$	± (0.2 % + 0.05 Ω) ΔA				
Load Life	2000 hours at rated power, + 25 °C, 1.5 hours "ON", 0.5 hours "OFF"	$\pm (0.5\% + 0.05\Omega) \Delta R$	± (3.0 % + 0.05 Ω) ΔR				
Terminal Strength	5 to 10 sec., 5 or 10 ib pull test (depending on size), torsion test - 3 alternating directions, 380° each	± (0.1 % + 0.05 Ω) ΔR	± (1.0 % + 0.05 Ω) Δ _R				

^{*}All AR figures shown are maximum, based upon testing requirements per MIL-PRF-26.

Document Number 30204 Revision 22-Mar-06

For technical questions, contact ww2bresistors@vishay.com

www.vishay.com 125

The LM 411CN is the Operational Amplifier used in voltage divider and voltage probe circuit. These two pages are the first two pages only.



August 2000

LF411

Low Offset, Low Drift JFET Input Operational Amplifier General Description

These devices are low cost, high speed, JFET input operational amplifiers with very low input offset voltage and guaranteed input offset voltage drift. They require low supply current yet maintain a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF411 is pin compatible with the standard LM741 allowing designers to immediately upgrade the overall performance of existing designs.

These amplifiers may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage and drift, low input bias current, high input impedance, high slew rate and wide bandwidth.

Features

Internally trimmed offset voltage: 0.5 mV(max) Input offset voltage drift: 10 μV/°C(max) 50 pA Low input bias current: 0.01 pA/√Hz Low input noise current:

Wide gain bandwidth: 3 MHz(min) High slew rate: 10V/µs(min) 1.8 mA

Low supply current: High input impedance: Low total harmonic distortion:


Low 1/f noise corner: ■ Fast settling time to 0.01%:

Metal Can Package

Connection Diagrams

 $10^{12}\Omega$ ≤0.02% 50 Hz 2 us

Typical Connection




Note: Pin 4 connected to case Top View Order Number LF411ACH or LF411MH/883 (Note 11) See NS Package Number H08A

Ordering Information

LF411XYZ

- X indicates electrical grade
- Y indicates temperature range
 - "M" for military
- "C" for commercial
- Z indicates package type "H" or "N"

Dual-In-Line Package



Order Number LF411ACN, LF411CN See NS Package Number N08E

BI-FET II™ is a trademark of National Semiconductor Corporation

© 2004 National Semiconductor Corporation

DS005655

www.national.com

Absolute Maximum Ratings (Note 1) H Package N Package 150°C If Military/Aerospace specified devices are required, T_imax 115°C please contact the National Semiconductor Sales Office/ 162°C/W (Still Air) 120°C/W θμΑ Distributors for availability and specifications. 65'C/W (400 LF411A LF/min Supply Voltage ±22V ±18V Air Flow) Differential Input Voltage ±38V ±30V θС 20°C/W Input Voltage Range Operating Temp. (Note 2) ±19V ±15V Range (Note 4) (Note 4) Output Short Circuit Storage Temp. Duration Continuous Continuous -65°C≤T_A≤150°C -65°C≤T_A≤150°C Range Lead Temp. (Soldering, 260°C 260°C H Package N Package Power Dissipation 10 sec.) ESD Tolerance Rating to be determined. (Notes 3, 10) 670 mW 670 mW

DC Electrical Characteristics (Note 5)

Symbol	Parameter	Conditio	ns		LF411A			Units		
				Min	Тур	Max	Min	Тур	Max	1
Vos	Input Offset Voltage	R _S =10 kΩ, T _A =25°C	;		0.3	0.5		0.8	2.0	mV
ΔV _{OS} /ΔΤ	Average TC of Input	R _S =10 kΩ (Note 6)			7	10		7	20	μV/°C
	Offset Voltage								(Note 6)	
los	Input Offset Current	V _S =±15V	T _F -25°C		25	100		25	100	pА
		(Notes 5, 7)	T _F 70°C			2			2	nΑ
			T _F 125°C			25			25	nΑ
IB	Input Bias Current	V _S =±15V	T _F -25°C		50	200		50	200	pА
		(Notes 5, 7)	T _F 70°C			4			4	nA
			T _F -125°C			50			50	nΑ
R _{IN}	Input Resistance	T _F 25°C			10 ¹²			10 ¹²		Ω
A _{VOL}	Large Signal Voltage	V _S =±15V, V _O =±10\	/,	50	200		25	200		V/mV
	Gain	R _L =2k, T _A =25°C								
		Over Temperature		25	200		15	200		V/mV
Vo	Output Voltage Swing	V _S =±15V, R _L =10k		±12	±13.5		±12	±13.5		٧
V _{СМ}	Input Common-Mode			±16	+19.5		±11	+14.5		٧
	Voltage Range				-16.5			-11.5		V
CMRR	Common-Mode	R _s ≤10k		80	100		70	100		dB
	Rejection Ratio									
PSRR	Supply Voltage	(Note 8)		80	100		70	100		dB
	Rejection Ratio									
Is	Supply Current				1.8	2.8		1.8	3.4	mΑ

AC Electrical Characteristic (Note 5)

Symbol	Parameter	Conditions	LF411A				LF411	Units	
			Min	Тур	Max	Min	Тур	Max	
SR	Slew Rate	V _S =±15V, T _A =25°C	10	15		8	15		V/µs
GBW	Gain-Bandwidth Product	V _S =±15V, T _A =25°C	3	4		2.7	4		MHz
en	Equivalent Input Noise Voltage	T _A =25°C, R _S =100Ω, f=1 kHz		25			25		nV/√Hz
'n	Equivalent Input Noise Current	T _A =25°C, f=1 kHz		0.01			0.01		pA/√Hz

2

www.national.com

The Arnold Powdered core is used to create the external leakage inductance to limit the change in current over change in time across the IGBTs of the VSI.

o.d. 2.250 i.d. 1.400/ht. 0.550



	Outside Diameter	Inside Diameter	Height
Before Coating	2.250 in	1,400 in	0.550 in
Nominal	57.15 mm	35.56 mm	13.97 mm
After Coating	2.285 in Max.	1.368 in Min.	0.585 in Max.
(Blue Epoxy)	58.04 mm Max.	34.75 mm Min.	14.86 mm Max

Physical Specifications

Effective Cross Sectional Area of Magnetic Path, A _e (Reference)	Effective Magnetic Path Length, I, (Reference)	Effective Core Volume, V. (Reference)	Minimum Window Area (Reference)	We	roximate right of d 125µ Core	Approximate Mean Length of Turn for Ful Winding (Half of LD. Remaining)	
0.224 int 1.444 cm ²	5.628 in 14.296 cm	1.261 in ^a 20.65 cm ^a	1.470 irr 9.483 cm ² 1,871,424 cmil	MPP HF SMSS	170.000g 152.000g 126.000g	2.15 in 5.47 cm	

Electrical Specifications

Nominal	Inductance Factor, mH +/- 8%	Approximate Ratio of DC Resistance to Inductance for Full Winding (Half of I.D.	Part Numbers						
Permeability	for 1000 turns	Remaining), Ω/mH	Molype	rmalloy	HI-FLUX	SUPER-MSS			
14µ 26µ 60µ	18 33 75	0.12 0.066 0.029	NEW MP-225014-2 MP-225026-2 MP-225060-2	OLD A-096018-2 A-094033-2 A-488075-2	HF-225014-2 HF-225026-2 HF-225060-2	MS-225014-2 MS-225026-2 MS-225060-2			
75μ 90μ 125μ	93.6 112 156	0.023 0.019 0.014	 MP-225125-2	A-109156-2	— HF-225125-2	MS-225075-2 MS-225090-2 MS-225125-2			
147µ 160µ 173µ 205µ	185 200 218 259	0.012 0.011 0.010 0.0084	MP-225147-2 MP-225160-2 MP-225173-2 MP-225205-2	A-155185-2 A-328200-2 A-182218-2 A-218259-2	HF-225147-2 HF-225160-2	=			


Heavy Film Magnet Wire Winding Data (Approximate)

AWG	mm		Mnding J. Remaining)	Single Layer Winding				
		Tums	$R_{de^{\prime}}\Omega$	Turns	$R_{fc'}\Omega$	l _w ft.		
10	2.500	-	-	34	0.00549	6.50		
11	2.240	-	-	38	0.00908	7.20		
12	2.000	142	0.0435	43	0.0127	7.99		
13	1.800	177	0.0677	48	0.0177	8.87		
14	1.600	222	0.1057	54	0.0247	9.78		
15	1,400	277	0.165	61	0.0346	10.9		
16	1.250	347	0.258	68	0.0485	12.1		
17	1,120	433	0.401	76	0.0678	13.4		
18	1.000	541	0.628	86	0.0951	14.9		
19	0.900	675	0.980	96	0.133	16.6		
20	0.800	840	1.525	107	0.186	18.4		
21	0.710	1046	2.38	120	0.261	20.5		
22	0.630	1311	3.76	135	0.369	22.8		
23	0.560	1622	5.80	150	0.512	25.2		
24	0.500	2022	9.11	168	0.720	28.1		
25	0.450	2514	14.22	188	1.01	31.3		
26	0.400	3139	22.4	210	1.43	34.8		
27	0.355	3880	34.6	233	1.98	38.6		

AWG	mm	Full W (Half of I.D.	Inding Remaining)	Single Layer Winding				
		Tums	$R_{d\varepsilon'}\Omega$	Turns	$R_{fc'}\Omega$	l _w ft.		
28	0.315	4850	54.8	260	2.80	42.9		
29	0.280	5950	83.3	288	3.85	47.4		
30	0.250	7473	133.3	322	5.48	52.9		
31 32	0.224	9297 11380	209.0 316.0	355 392	7.62 10.4	58.2 64.1		

p. 89 2006





Typical Molypermalloy Q vs. frequency curves at indicated inductance and distributed capacitance.





The Metglas Powerlite C-core is the transformer core.




POWERLITE® High Frequency Distributed Gap Inductor Cores

www.metglas.com

Technical Bulletin

POWERLITE® C-Cores are manufactured with iron based Metglas® amorphous Alloy 2605SA1. Their unique combination of low loss and high saturation flux density provide for size reduction and improvements in energy efficiency making them an ideal solution for automotive inductor applications



Benefits

Manufactured in a variety of ultra-efficient core configurations, POWERLITE C-Cores provide significant cost, design and performance benefits over ordinary Si-Fe, ferrite and MPP cores such as:

- · High Saturation Flux Density (1.56 T)
- · Low Profile enables weight and volume reductions of up to 50%
- · Low Temperature Rise enabling smaller compact designs
- Low Loss resulting from micro-thin Metglas ribbon (25 μm)

Physical Properties METGLAS Alloy 2605SA1

Ribbon Thickness (µm)	.25
Density (g/cm3)	7.18
Thermal Expansion (ppm/°C)	7.6
Crystallization Temperature (°C)	505
Curie Temperature (°C)	392
Continuous Service Temperature (°C)	150
Tensile Strength (MN/m2)	1k-1.7k
Elastic Modulus (GN/m2)	100-110
Vicker's Hardness (50g load)	860

Magnetic Properties METGLAS Powerlite Cores

Saturation Flux Density (Tesla)	1.56
Permeability (depending on gap size)	VARIABLE
Saturation Magnetostriction (ppm)	27
Electrical Resistivity (μΩ cm)	137


e-mail: metglas@metglas.com

1-800-581-7654

Copyright @2004-2005, Metglas, Inc. All Rights Reserved

Technical Bulletin

Core Loss vs. Flux Density* @ 25°C




^{*} These curves were determined from ac data; use 1/2 the actual .B to determine core loss for unidirectional applications.


www.metglas.com

Technical Bulletin

Saturation Induction vs. Temperature



Permeability vs. Temperature



e-mail: metglas@metglas.com

1-800-581-7654


Copyright ø 2004-2005, Metglas, Inc. All Rights Reserved



www.metglas.com

Technical Bulletin

Standard Core Specifications




				С	ore D	i m e n	sions				P	erform	ance P	aramete	ers
	a(mm)	±	b(mm) ref	c(mm) ref	d(mm)	±	e(mm)	±	f(mm)	±	(lm) cm	ac (cm ²)	Wa (cm ²)	Ap (cm ⁴)	(gms)
AMCC 4	9.00	0.50	10.50	32.75	15.25	0.25	28.50	0.50	51.00	1.00	12.70	1.11	3.44	3.82	102
AMCC 6.3	10.0	0.50	11.00	33.0	20.00	0.50	31.00	1.00	53.00	2.00	13.10	1.60	3.60	5.80	150
AMCC 10	11.0	0.80	13.00	40.0	20.00	0.50	35.00	1.00	62.00	2.00	15.40	1.80	5.20	9.40	200
AMCC 8	11.0	0.80	13.00	30.0	20.00	0.50	35.00	1.00	52.00	2.00	13.20	1.80	3.90	7.00	170
AMCC 16B	11.0	0.80	13.00	50.0	25.00	0.50	35.00	1.00	72.00	2.00	16.90	2.30	6.50	15.0	280
AMCC 16A	11.0	0.80	13.00	40.0	25.00	0.50	35.00	1.00	62.00	2.00	15.10	2.30	5.20	12.0	250
AMCC 20	11.0	0.80	13.00	50.0	30.00	0.50	35.00	1.00	72.00	2.00	17.50	2.70	6.50	17.6	340
AMCC 40	13.0	0.80	15.00	56.0	35.00	0.50	41.00	1.00	82.00	2.00	19.90	3.70	8.40	31.1	530
AMCC 25	13.0	0.80	15.00	56.0	25.00	0.50	41.00	1.00	82.00	2.00	19.60	2.70	8.40	22.7	380
AMCC 32	13.0	0.80	15.00	56.0	30.00	0.50	41.00	1.00	82.00	2.00	20.00	3.20	8.40	26.9	460
AMCC 50	16.0	1.00	20.00	70.0	25.00	0.50	52.00	1.00	102.0	3.00	24.90	3.30	14.0	46.2	590
AMCC 63	16.0	1.00	20.00	70.0	30.00	0.50	52.00	1.00	102.0	3.00	25.30	3.90	14.0	54.6	710
AMCC 80	16.0	1.00	20.00	70.0	40.00	1.00	52.00	1.00	102.0	3.00	25.40	5.20	14.0	72.8	950
AMCC 100	16.0	1.00	20.00	70.0	45.00	1.00	52.00	1.00	102.0	3.00	25.00	5.90	14.0	82.6	1,060
AMCC 160	19.0	1.00	25.00	83.0	40.00	1.00	63.00	1.00	121.0	3.00	28.50	6.50	20.8	135.2	1,330
AMCC 125	19.0	1.00	25.00	83.0	35.00	1.00	63.00	1.00	121.0	3.00	30.20	5.40	20.8	112.1	1,170
AMCC 250	19.0	1.00	25.00	90.0	60.00	1.00	63.00	1.00	128.0	3.00	31.40	9.30	22.5	209.3	2,100
AMCC 200	19.0	1.00	25.00	83.0	50.00	1.00	63.00	1.00	121.0	3.00	29.80	7.80	20.8	162.2	1,670
AMCC 168S	20.4	0.50	30.20	155.2	20.00	0.50	71.00	0.75	196.0	2.00	45.40	3.35	45.7	153.0	1,090
AMCC 320	22.0	1.00	35.00	85.0	50.00	1.00	79.00	1.00	129.0	4.00	32.50	9.00	29.8	267.8	2,170
AMCC 400	22.0	1.00	35.00	85.0	65.00	1.00	79.00	1.00	129.0	4.00	33.60	11.7	29.8	348.1	2,820
AMCC 500	25.0	1.00	40.00	85.0	55.00	1.00	90.00	1.00	135.0	4.00	35.60	11.3	34.0	384.2	2,900
AMCC 630	25.0	1.00	40.00	85.0	70.00	1.00	90.00	1.00	135.0	4.00	35.60	14.3	34.0	486.2	3,670
AMCC 800A	25.0	1.00	40.00	85.0	85.00	1.50	90.00	1.00	135.0	4.00	35.60	17.4	34.0	591.6	4,450
AMCC 367S	25.8	1.00	66.00	97.8	25.00	0.70	117.6	1.50	149.4	1.50	43.78	5.29	63.8	338.0	1,662
AMCC 800B	30.0	1.00	40.00	95.0	85.00	1.50	100.0	1.00	155.0	4.00	39.30	21.0	38.0	798.0	5,930
AMCC 1000	33.0	1.00	40.00	105.0	85.00	1.50	106.0	1.00	171.0	5.00	42.70	23.0	42.0	966.0	7,060

The manufacturer ensures that the outer dimensions and weight of each individual core conforms to specifications. However, core profile and inner window dimensions are shown for reference and only minimum dimensions are ensured.

e-mail: metglas@metglas.com 1-800-581-7654

Copyright a 2004-2005, Metglas, Inc. All Rights Reserved

These ASC capacitors are used in the high voltage rectifier doubler.



6000VDC					
CAP (µF)	D MAX	L MAX	LEAD AWG	I _{PEAK} (A)	
0.0010	0.320" (8.1mm)	1.664" (42.3mm)	22	0.2	
0.0015	0.330" (8.4mm)	1.664" (42.3mm)	22	0.3	
0.0022	0.350" (8.9mm)	1.664" (42.3mm)	22	0.4	
0.0033	0.400" (10.2mm)	1.664" (42.3mm)	22	0.6	
0.0047	0.430" (10.9mm)	1.664" (42.3mm)	20	0.8	
0.0068	0.500" (12.7mm)	1.664" (42.3mm)	20	1.2	
0.010	0.580" (14.7mm)	1.664" (42.3mm)	20	1.7	
0.015	0.680" (17.3mm)	1.664" (42.3mm)	20	2.6	
0.022	0.800" (20.3mm)	1.664" (42.3mm)	20	3.8	
0.033	0.650" (16.5mm)	2.664" (67.7mm)	20	3.4	
0.047	0.740" (18.8mm)	2.664" (67.7mm)	20	4.8	
0.068	0.880" (22.4mm)	2.664" (67.7mm)	20	6.9	
0.10	1.060" (26.9mm)	2.664" (67.7mm)	20	10.2	
0.15	1.200" (30.5mm)	2.664" (67.7mm)	20	15.3	

8000VDC					
CAP (µF)	D MAX	L MAX	LEAD AWG	I _{PEAK} (A)	
0.0010	0.320" (8.1mm)	2.034" (51.7mm)	22	0.2	
0.0015	0.350" (8.9mm)	2.034" (51.7mm)	22	0.3	
0.0022	0.380" (9.7mm)	2.034" (51.7mm)	22	0.5	
0.0033	0.430" (10.9mm)	2.034" (51.7mm)	20	0.7	
0.0047	0.480" (12.2mm)	2.034" (51.7mm)	20	1.1	
0.0068	0.560" (14.2mm)	2.034" (51.7mm)	20	1.5	
0.010	0.660" (16.8mm)	2.034" (51.7mm)	20	2.3	
0.015	0.780" (19.8mm)	2.034" (51.7mm)	20	3.4	
0.022	0.940" (23.9mm)	2.034" (51.7mm)	20	5.0	
0.033	1.110" (28.2mm)	2.034" (51.7mm)	20	7.5	
0.047	0.830" (21.1mm)	3.344" (84.9mm)	20	6.2	
0.068	1.025" (26.0mm)	3.344" (84.9mm)	20	9.0	
0.10	1.250" (31.8mm)	3.344" (84.9mm)	20	13.2	

301 WEST O STREET • OGALLALA, NE 69153

Phone: (308) 284-3611 Fax: (308) 284-8324

e-mail: sales@ascapacitor.com web: www.ascapacitor.com

METALLIZED POLYESTER TAPE WRAP AND EPOXY FILL CASE

X675

PAGE 4 OF 4

GENERAL SPECIFICATIONS

PHYSICAL CHARACTERISTICS

CONSTRUCTION: NON-INDUCTIVE WOUND METALLIZED POLYESTER.

CASE: FLAME RETARDANT TAPE WRAP CASE AND EPOXY FILL.

LEAD MATERIAL: AXIAL SOLDER COATED OR TINNED SOLID WIRE, AWG AS SPECIFIED IN TABLES.

DIMENSIONS: AS SPECIFIED IN TABLES.

ELECTRICAL CHARACTERISTICS

CAPACITANCE: AS SPECIFIED IN TABLES \pm REQUESTED TOLERANCE WHEN MEASURED AT OR REFERRED TO 1000 \pm 20 Hz AND 25 \pm 5 °C.

TOLERANCE: ±5%, ±10%, AND ±20% AVAILABLE. OTHER TOLERANCES AVAILABLE UPON REQUEST.

DISSIPATION FACTOR: SHALL NOT BE GREATER THAN 1.0% WHEN MEASURED AT OR REFERRED TO 1000 \pm 20 Hz AND 25 \pm 5 °C.

INSULATION RESISTANCE: SHALL BE GREATER THAN 25,000 M Ω FOR CAPACITANCE VALUES 0.40 μ F AND LESS OR 10,000 M Ω X μ F FOR CAPACITANCE VALUES GREATER THAN 0.40 μ F WHEN MEASURED AFTER 2 MINUTES ELECTRIFICATION AT 500VDC AND 25 ± 5 °C.

DIELECTRIC STRENGTH: 140% RATED VOLTAGE FOR 10 SECONDS THROUGH A LIMITING RESISTANCE OF 100 OHMS/VOLT AT 25±5 °C.

RATED VOLTAGE: 2000VDC, 4000VDC, 6000VDC, 8000VDC, 10000VDC, AND 16000VDC AVAILABLE.

TEMPERATURE: -55 °C TO +65 °C AT FULL RATED VOLTAGE OPERATIONAL TEMPERATURE, TO +85 °C WITH 25% VOLTAGE DERATING, +105 °C MAX STORAGE TEMPERATURE.

ADDITIONAL INFORMATION

ORDERING INFORMATION: ALL ASC CAPACITORS ARE ORDERED BY "FAMILY CAP-TOL-VOLT" DESIGNATION. (I.E. TO ORDER AN X675 0.047µF, ±5%, 10000VDC CAPACITOR, REQUEST PART NUMBER "X675 .047-5-10000")

SEE ALSO: "GENERAL INFORMATION - POLYESTER CAPACITORS" DOCUMENT FOR ADDITIONAL PHYSICAL, ELECTRICAL, AND PERFORMANCE CHARACTERISTICS NOT MENTIONED IN THIS FILE.

WARNING: INFORMATION ON THIS FILE IS SUBJECT TO CHANGE WITHOUT NOTICE AT ASC'S DISCRETION.

LAST MODIFIED: 08/23/01

301 WEST O STREET . OGALLALA, NE 69153

Phone: (308) 284-3611 Fax: (308) 284-8324 e-mail: sales@ascapacitor.com web: www.ascapacitor.com These Vishay diodes are used on the high voltage doubler rectifier.

Case Style GP10E Glass Par Fast Sv 1.0 (25.4) NIII. 0.005 (2.0) 0.005 (0.05) 0.002 (0.05) 0.002 (0.05)

Dimensions in inches and (millimeters) *Glass-plastic encapsulation technique is covered by Patent No. 3,906,602, and brazed-lead assembly by Patent No. 3,930,306

DIA.

RGP02-12E THRU RGP02-20E

Vishay Semiconductors formerly General Semiconductor

Glass Passivated Junction Fast Switching Rectifier

Reverse Voltage 1200 to 2000V Forward Current 0.5A

Features

- Plastic package has Underwriters Laboratories
 Flammability Classification 94V-0
- · High temperature metallurgically bonded construction
- Capable of meeting environmental standards of MIL-S-19500
- · For use in high frequency rectifier circuits
- · Fast switching for high efficiency
- · Cavity-free glass passivated junction
- 0.5 Ampere operation at TA=55°C with no thermal runaway
- Typical I_R less than 0.2μA
- High temperature soldering guaranteed: 350°C/10 seconds, 0.375" (9.5mm) lead length, 5 lbs. (2.3kg) tension

Mechanical Data

Case: Molded plastic over glass body Terminals: Plated axial leads, solderable per

MIL-STD-750, Method 2026

Polarity: Color band denotes cathode end

Mounting Position: Any Weight: 0.012 oz., 0.3 g

Maximum Ratings & Thermal Characteristics Ratings at 25°C ambient temperature unless otherwise specified.

Parameter	Symbols	RGP02 -12E	RGP02 -14E	RGP02 -16E	RGP02 -18E	RGP02 -20E	Units
Maximum repetitive peak reverse voltage	VRRM	1200	1400	1600	1800	2000	V
Maximum RMS voltage	VRMS	840	980	1120	1260	1400	V
Maximum DC blocking voltage	VDC	1200	1400	1600	1800	2000	V
Maximum average forward rectified current 0.375" (9.5mm) lead length at TA=55°C	IF(AV)	0.5		А			
Peak forward surge current 8.3ms single half sine-wave superimposed on rated load (JEDEC Method)	IFSM	20		А			
Typical thermal resistance (1)	Reja Rejl	65 30		°C/W			
Operating junction and storage temperature range	TJ, TSTG	TG -65 to +175		°C			

Electrical Characteristics Ratings at 25°C ambient temperature unless otherwise specified.

Maximum instantaneous forward voltage at 0.1A	VF	1.8	V
Maximum DC reverse current TA=25°C at rated DC blocking voltage TA=125°C	IR	5.0 50	μА
Maximum reverse recovery time at IF=0.5A, IR=1.0A, I _{IT} =0.25A	trr	300	ns
Typical junction capacitance at 4.0V, 1MHz	CJ	5.0	pF

Note:

(1) Thermal resistance from junction to ambient and from junction to lead at 0.375" (9.5mm) lead length, P.C.B. mounted

Document Number 88699 16-Jan-03 www.vishay.com

.visitay.c

RGP02-12E THRU RGP02-20E

Vishay Semiconductors formerly General Semiconductor

Ratings and

Characteristic Curves (TA - 25°C unless otherwise noted)




Fig. 3 — Typical Instantaneous Forward Characteristics





Fig. 5 — Typical Junction Capacitance



VISHAT

Fig. 2 — Maximum Non-Repetitive Peak Forward Surge Current





Fig. 4 — Typical Reverse



 This information is for the Ohmite resistors; the 10Ω and the 100Ω in the high voltage doubler rectifier circuit.

Technical/Catalog Information	AW101KE	
Vendor	<u>Ohmite</u>	
Category	Resistors	
Mounting Type	Through Hole	
Package Name	Radial	
Resistance	100.00 Ohms [Typ]	
Resistance Tolerance	±10%	
Power	2.50 W [Max]	
Working Voltage	1500.000 V [Max]	
Diameter	13.0000 mm [Typ]	
Length	20.000 mm [Typ]	
Packaging	Bulk	
Energy	400.000 J [Max]	
T081 Catalog Page	1696 [Nom]	
Height	22.000 mm [Typ]	
D	13.000 mm [Typ]	
Н	22.000 mm [Typ]	
L	20.000 mm [Typ]	
S	17.500 mm [Typ]	
Lead Free Status	Lead Free	
RoHS Status	RoHS Compliant	
Other Names	AW101KE AW101KE	

Technical/Catalog Information	AW100KE
Vendor	<u>Ohmite</u>
Category	Resistors
Mounting Type	Through Hole
Package Name	Radial
Resistance	10.00 Ohms [Typ]
Resistance Tolerance	±10%
Power	2.50 W [Max]
Working Voltage	1500.000 V [Max]
Diameter	13.0000 mm [Typ]
Length	20.000 mm [Typ]
Packaging	Bulk
Energy	400.000 J [Max]
T081 Catalog Page	0 [Nom]
Height	22.000 mm [Typ]
D	13.000 mm [Typ]
Н	22.000 mm [Typ]
L	20.000 mm [Typ]
S	17.500 mm [Typ]
Lead Free Status	Lead Free
RoHS Status	RoHS Compliant
Other Names	AW100KE AW100KE

THIS PAGE INTENTIONALLY LEFT BLANK

LIST OF REFERENCES

- [1] E. D'Andrea, M. Ziv, "Electromagnetic (EM) Railgun and Innovative Naval Program" ONR Public Relaease December 2006.
- [2] B. Maier, Selected Topics in Railgun Technology. August 2007.
- [3] M. Giesselmann, T. Heeren, *Rapid Capacitor Charger*. Power Modulator Symposium, 30 June 2003, IEEE, 0-7803-7540-8/02.
- [4] M. Wolf, A Pokryvailo, *High Voltage Resonant Modular Capacitor Charger System with Energy Dosage*. Pulsed Power Conference, June 2005, IEEE, 0-7803-9189-6/05.
- [5] J. Biebach, P. Ehrhart, A. Müller, G. Reiner, and W. Weck, *Compact Modular Power Supplies for Superconducting Inductive Storage and for Capacitor Charging*. IEEE Transactions on Magnetics, Volume 37, Issue 1, Part 1, January 2001, 0018-9464(01).
- [6] NFPA 70TM National Electric Code©, 2008 Edition, 490.2, from http://code.necplus.org/index.php?edition=7008.
- [7] Mil-E-917E (NAVY), Section 3.3.14.
- [8] N. Mohan, T. Undeland, W. Robbins, *Power Electronics, Converters Applications, and Design*," 3rd ed., John Wiley & Sons, Inc., 2003.
- [9] A. Julian, Naval Postgraduate School, Monterey, CA.
- [10] P. C. Krause, O. Wasynczuk, S. D. Sudhoff, "Analysis of Electric Macherinery and Drive Systems," 2nd ed., John Wiley & Sons, Inc., 2002.

THIS PAGE INTENTIONALLY LEFT BLANK

INITIAL DISTRIBUTION LIST

- Defense Technical Information Center
 Ft. Belvoir, Virginia
- 2. Dudley Knox Library
 Naval Postgraduate School
 Monterey, California
- 3. Alexander L. Julian
 Electrical and Computer Engineering Department
 Naval Postgraduate School
 Monterey, California
- 3. William B. Maier II
 Physics Department
 Code PHMW
 Naval Postgraduate School
 Monterrey, California
- 4. Railgun Research Group
 Physics Department
 Code PH
 Naval Postgraduate School
 Monterrey, California
- 5. CAPT David Kiel
 PMS 405
 Naval Sea Systems Command
 Washington Navy Yard
 Washington, DC
- 6. Dr. Roger McGinnis
 PMS405
 Naval Sea Systems Command
 Washington Navy Yard
 Washington, DC
- 7. Gene Nolting
 PMS 405
 Naval Sea Systems Command
 Washington Navy Yard
 Washington, DC

8. Fred Beach Institute of Advanced Technology University of Texas at Austin Austin, Texas

9. Dr. Elizabeth D'Andrea Director, Swampworks Office of Naval Research Arlington, Virginia

Bob Turman Sandia National Laboratories, New Mexico Albuquerque, New Mexico

11. Stephen Bayne US Army Research Laboratory Adelphi, Maryland

12. Ian McNab Institute of Advanced Technology University of Texas at Austin Austin, Texas

13. Roger Ellis Naval Sea Systems Command, Dahlgren Dahlgren, Virginia

14. Matthew CilliARDECPicatinny ArsenalPicatinny, New Jersey

15. Edward SchmidtARDECAberdeen Proving GroundAberdeen, Maryland

16. D.S. Sorenson Los Alamos national Laboratory Los Alamos, New Mexico

17. Jack Bernardus NSWC, Dahlgren Dahlgren, Virginia

18. James Luscombe Physics Department Chair Naval Postgraduate School Monterey, California

19. Prof. Hans Mark Institute of Advanced Technology Austin, Texas

19. Rear Admiral Clarke Orzalli U.S. Navy Commander, MARMC Norfolk, Virginia

20. Danny Brunson EG&G Washington, DC

21. Dr. Irwin Singer
Tribology Section, Naval Research Lab
Washington, DC